

N O T I C E

THIS DOCUMENT HAS BEEN REPRODUCED FROM
MICROFICHE. ALTHOUGH IT IS RECOGNIZED THAT
CERTAIN PORTIONS ARE ILLEGIBLE, IT IS BEING RELEASED
IN THE INTEREST OF MAKING AVAILABLE AS MUCH
INFORMATION AS POSSIBLE

152409

1974



TASK III REPORT—LOW COST AIRBORNE MICROWAVE LANDING SYSTEM RECEIVER

James B. Hager and James R. Van Cleave

DECEMBER 1979

(NASA-CR-152409) LOW COST AIRBORNE
MICROWAVE LANDING SYSTEM RECEIVER, TASK 3
Final Report (American Electronic Labs.,
Inc.) 191 p HC A09/MF A01

CSCL 17G

N81-12054

Unclassified
29317

G3/04

Distribution of this report is provided in the interest of information
exchange. Responsibility for the contents resides
in the author or organization that prepared it.

Prepared under Contract No. NAS2-9332 by
American Electronic Laboratories, Inc.

for

AMES RESEARCH CENTER

NATIONAL AERONAUTICS AND SPACE ADMINISTRATION

For U.S. Government internal use only



AMERICAN ELECTRONIC LABORATORIES, Inc.

Subsidiary of AEL Industries, Inc.

P.O. Box 552, Lansdale, Pa. 19446 (215) 822-2929 • TWX: 510-661-4976 • Cable: AMERLAB



TASK III REPORT—LOW COST AIRBORNE MICROWAVE LANDING SYSTEM RECEIVER

James B. Hager and James R. Van Cleave

DECEMBER 1979

Distribution of this report is provided in the interest of information exchange. Responsibility for the contents resides in the author or organization that prepared it.

**Prepared under Contract No. NAS2-9332 by
American Electronic Laboratories, Inc.**

for

AMES RESEARCH CENTER

NATIONAL AERONAUTICS AND SPACE ADMINISTRATION

For U.S. Government internal use only

TABLE OF CONTENTS

INTRODUCTION	
Summary of Program Accomplishments	1
Cost Versus Performance	1
Microwave components	2
Log IF and demodulator	3
Processor	3
	4
RECEIVER SYSTEM APPROACH	
Block Diagram and General System Description	5
Noise Figure and Sensitivity	5
	7
MICROWAVE RF HEAD ELECTRONICS	
Antenna Cost/Performance Trade-Offs	10
Antenna performance	10
Mechanical construction	11
Mounting	16
Microwave Electronics Cost/Performance Trade-Offs	16
Choice of transmission medium	17
Material choice	19
Reliability	19
Interface with other components	21
Cost performance trade-offs	22
Amplifier and Multiplier	22
Amplifier design	22
Multiplier design	23
VARACTOR MULTIPLIER	24
STEP RECOVERY DIODE (SRD) MULTIPLIER	27
TRANSISTOR MULTIPLIERS	30
Cost/performance trade-offs	31
Filter requirements and purpose	33
Types of filters considered	35
Selection of filter type	35
Mixer Requirements	36
Mixer types considered	37
Selection of mixer type	37
Microwave Packaging Trade-Offs	40
Stripline assembly	43
Printed wiring assembly	43
Integrated assembly	44
Environmental considerations	44
Interface with antenna	45
Aircraft interface mechanical considerations	45
Environmental integrity	46

TABLE OF CONTENTS (cont)

DESCRIPTION OF PROTOTYPE RF HEADS	46
Bonded Stripline Front End Subassembly	46
Material	46
Stripline circuit performance	47
Microwave LO Source	48
Amplifier-multiplier design details	48
Matching instabilities	52
Amplifier/multiplier assembly package	52
Integrated RF Head Packaging	52
 SYNTHESIZER ASSEMBLY	57
Synthesizer Circuits	59
Synthesizer Construction	59
 IF/DETECTOR SUBASSEMBLY	66
1st IF/2nd mixer/2nd IF	67
Log IF/DPSK Demodulator	70
DPSK Detector	76
 IF FILTERING CIRCUITS	76
Second IF Stage	77
 IF/DETECTOR CONSTRUCTION	80
 PROCESSOR ASSEMBLY	85
Analog Preprocessor	85
Dwell gate generator	87
DPSK demodulator	87
Microprocessor Selection	87
Processor Circuitry	90
 DETAILED PROCESSOR OPERATION	92
Real Time A/D Converter	92
Output	93
Processor Software	93
 PROCESSOR CONSTRUCTION	95
 PROGRAM LISTING	97
Integrated MLS Receiver	109
 POWER SUPPLY	110

TABLE OF CONTENTS (cont)

MECHANICAL SUBASSEMBLY	113
Mechanical Mounting	117
ELECTRICAL INTERCONNECTIONS	117
Antenna Mounting	117
MECHANICAL PARTS LIST	119
COMPATIBILITY WITH MLS GROUND SYSTEMS	124
Compatibility of Air/Ground Systems	124
Texas Instruments small community (TISC) MLS compatibility	124
Bendix small community (BSC)	129
Bendix basic narrow (BBN)	129
Bendix basic wide (BBW)	138
Hazeltine small community (HSC)	138
Summary of air/ground compatibility	147
PRODUCTION COST ANALYSIS	151
Summary of Costs	151
Cost Analysis Assumptions	151
RF Head Cost Breakdown	153
Receiver Cost Breakdown	153
Cost Comparison and Analysis	155
Tooling costs, RF head	155
Tooling cost, panel mounted unit	155
Conclusions of Cost Analysis	156
PREFLIGHT TEST UNIT	157
Detailed Description of PTU	158
PTU Block Diagram Description	159
PTU Modulation	159
PTU Packaging	161
RECOMMENDED IMPROVEMENTS TO THE MLS RECEIVER	163
RF Head Improvements	163
Panel Mounted Unit Improvements	163
Receiver added features	163
ANTENNA PLACEMENT STUDIES	164
AUTOMATIC ANTENNA SWITCHING	164

FIGURES

Figure 1.	Cost Performance Alternate Evaluation and Control	3
Figure 2.	Low Cost MLS Receiver Block Diagram	6
Figure 3.	MLS Panel Mounted Unit and Remote RF Head	8
Figure 4.	Noise Figure and Dynamic Range Analysis	9
Figure 5.	"H" Antenna Type	12
Figure 6.	MLS Brassboard Antenna Model VSWR	13
Figure 7.	MLS Brassboard Antenna Azimuth at Zero Degrees Elevation	14
Figure 8.	MLS Brassboard Antenna Elevation	15
Figure 9.	RF Head Implementation Media	18
Figure 10.	Stripline Material Considerations	20
Figure 11.	Amplifier/Multiplier Using X16 Multiplier	23
Figure 12.	Amplifier/Multiplier Using X2 Amplifier Multiplier and X8 Octupler	23
Figure 13.	Possible X16 Multiplier Configurations for MLS Receiver	24
Figure 14.	Ideal Varactor Diode Model	25
Figure 15.	Schematic Diagram of SRD Multiplier Figure	28
Figure 16.	Schematic Diagram of X16 Step Recovery Diode Multiplier	28
Figure 17.	Multiplier Trade-offs	32
Figure 18.	MLS Remote RF Head Block Diagram	34
Figure 19.	Biased Versus Unbiased Mixer Trade-offs	38
Figure 20.	Performance Comparison of Four Basic Mixer Types	39
Figure 21.	Detailed Breakaway Drawing of RF Head Figure	41
Figure 22.	Microwave Stripline Subassembly	42
Figure 23.	Schematic Diagram, LO Amp/Multiplier and IF	49
Figure 24.	Board Assembly, LO Amp/Multiplier	51
Figure 25.	Microwave Multiplier Assy, Top View	53
Figure 26.	Microwave Multiplier Assy, Bottom View	54
Figure 27.	Integrated Microwave Assembly	55
Figure 28.	Top View, RF Head	56
Figure 29.	LCMLS Synthesizer Block Diagram	58
Figure 30.	Schematic Diagram, Synthesizer	61
Figure 31.	Board Assembly, Synthesizer	62
Figure 32.	Enclosed Synthesizer Assembly	63
Figure 33.	Synthesizer Top View	64
Figure 34.	Synthesizer Bottom View	65
Figure 35.	Low Cost MLS LO Versus IF Filter Trade-offs	67
Figure 36.	Schematic Diagram, IF/Detector	69
Figure 37.	RCA CA3089 Level Detector Output Versus Temperature	71
Figure 38.	RCA CA3089 Level Detector Pulse Performance	72
Figure 39.	Video Output Versus Signal Input	73
Figure 40.	DPSK Test Signal	74
Figure 41.	DPSK Demodulator Outputs	74
Figure 42.	DPSK Demodulator Outputs	75
Figure 43.	DPSK Demodulator Outputs	75
Figure 44.	DPSK Quieting Sensitivity	77

FIGURES

Figure 45. Response of 160.8 MHz IF	78
Figure 46. Response of 10.8 MHz IF	79
Figure 47. IF/Detector Assembly Top View	81
Figure 48. IF/Detector Top Side	82
Figure 49. IF/Detector Bottom Side	83
Figure 50. Board Assembly, IF Detector	84
Figure 51. Preprocessor Block Diagram	86
Figure 52. Schematic Diagram Preprocessor	88
Figure 53. Microprocessor Trade-offs for the MLS Receiver	89
Figure 54. Schematic Diagram, Processor	91
Figure 55. LCMLS Processor Flow Chart	96
Figure 56. Processor Top View	106
Figure 57. Processor Bottom View	107
Figure 58. Board Assembly, Processor	108
Figure 59. Power Supply Block Diagram	111
Figure 60. Power Supply Schematic	112
Figure 61. Front View, Panel Mounted Unit	114
Figure 62. Rear View, Panel Mounted Unit	115
Figure 63. Processor Panel, IF/Detectors and Synthesizer Panel	116
Figure 64. MLS Receiver Exploded View Drawing	118
Figure 65. Interconnection Diagram, MLS Receiver	121
Figure 66. Pictorial Wiring Diagram	122
Figure 67. LCMLS Antenna Installation	123
Figure 68. Playback and Analysis Instrumentation	125
Figure 69. NAFEC MLS Layout April 25 and May 3, 1978	126
Figure 70. NAFEC MLS Layout June 23, 1978	127
Figure 71. TI Small Community Log Amplitude	128
Figure 72. TI Small Community Discriminator Output	130
Figure 73. TI Small Community Log Amplitude Elevation Function, 1.0 NM from Runway 26, 4-25-78	131
Figure 74. TI Small Community Log Amplitude Aux Data Words and Elevation Function, 0.5 NM from Runway 26, 6-23-78	132
Figure 75. TI Small Community Recovered DPSK Data and Aux Words, 2.5 NM from Runway 26, 6-23-78	133
Figure 76. Bendix Small Community Log Amplitude Azimuth Function, 1 NM from Runway 8, 6-23-78	134
Figure 77. Bendix Small Community Log Amplitude Elevation and Data Word Functions, 0.1 NM from Runway 8, 6-23-78	135
Figure 78. Bendix Small Community Recovered DPSK Data Word #1 and Elevation Preamble 2 NM from Runway 8, 6-23-78	136
Figure 79. Bendix Basic Narrow Log Amplitude	137
Figure 80. Bendix Basic Narrow Log Amplitude Data Word	139
Figure 81. Bendix Basic Narrow Log Amplitude	140
Figure 82. Bendix Basic Narrow Log Amplitude	141

FIGURES

Figure 83.	Bendix Basic Wide Log Amplitude Plot, 5 NM from Rwy 31, 6-23-78	142
Figure 84.	Bendix Basic Wide Log Amplitude Plot, 1 NM from Rwy 31, 6-23-78	143
Figure 85.	Bendix Basic Wide DPSK Plot, 1 NM from Rwy 31, 6-23-78	144
Figure 86.	Hazeltine Small Community Log Amplitude Plot, Elevation Function	145
Figure 87.	Hazeltine Small Community Recovered DPSK Elevation Preamble	146
Figure 88.	Hazeltine Small Community Log Amplitude Elevation Formats	148
Figure 89.	Hazeltine Small Community Log Amplitude Azimuth Function	149
Figure 90.	Hazeltine Small Community Recovered DPSK Azimuth Preamble	150
Figure 91.	Preflight Test Set Block Diagram	160
Figure 92.	Preflight Test Unit Front Panel	162

TABLES

Table 1.	Salient LCMLS Performance Parameters	9
Table 2.	Antenna Design Trade-offs	11
Table 3.	Performance Data for Components of the LO Amplifier Multiplier Chain	50
Table 4.	MLS Rec. Assembly Cost Breakdown	154
Table 5.	Receiver User Cost Calculations	154
Table 6.	Preflight Test Unit Capabilities	157

INTRODUCTION

This document is the Task III report for the Low Cost Airborne Microwave Landing System (MLS) Receiver program, sponsored by NASA Ames Research Center, under contract NAS2-9332. This report summarizes all work performed under the contract, and summarizes the first, second, third, and fourth quarterly progress reports.

Included within this report is a detailed description of the prototype low cost MLS receiver developed under the contract. This detail includes block diagrams, schematics, board assembly drawings, photographs of subassemblies, mechanical construction, parts lists and microprocessor software, in addition to test procedures and results. This detailed information is considered sufficient to allow anyone skilled in the art to understand the receiver operation. However, it is not necessarily intended as sufficient information to allow direct manufacturing. Accordingly, neither NASA nor AEL nor NARCO accepts the responsibility for completeness or accuracy of final design details.

It is felt that this report contains sufficient information to allow a capable commercial avionics equipment manufacturer to analyze the complexity, operation, non-recurring and recurring costs associated with production of a general aviation MLS receiver. In all likelihood, a manufacturer would modify the design described herein in such a way as to utilize materials, parts and processes that represent the lowest manufacturing cost to him. Furthermore, certain design improvements will be made in later phases of this project.

The manufacturing costs analyzed in section 9 of this report represent the best estimates of NARCO and AEL, using their costing procedures, loadings, etc. Manufacturers contemplating the MLS market must apply their own cost factors. Again, the costs are presented as estimates; they are not guaranteed by NASA, AEL or NARCO.

Persons aiding the authors in the preparation of this report are, from AEL: F. Decker, N. Jespersen, R. Shillady, and J. Kryzanowsky. The contributors from NARCO were: D. Anderson, R. Powell and I. Stephen.

This effort was under the direction of Mr. J. Pope, COTR, NASA Ames Research Center, Moffett Field, California.

Summary of Program Accomplishments

AEL, together with their major subcontractor NARCO Avionics, has succeeded in designing and producing a Microwave Landing System receiver essentially suitable for general aviation. AEL has produced flyable, working receivers that are adequate for landing purposes. It is this operating receiver design that has been priced out as

saleable at a manufacturers suggested list price of \$1485, installed in a general aviation aircraft. This result can be favorably compared to the original cost goal of \$1250 in 1976 dollars.

The \$1485 sell price, when related to manufacturing cost, is achieved by a total loaded labor and material cost of \$408, of which \$243 is material, \$55 is direct labor, and \$111 is manufacturing overhead (200%). Accordingly it was obvious from the onset that the receiver must be consistent with high volume automated manufacturing, utilizing low cost commercial grade parts. AEL's task, on this design-to-price program, was to analyze, evaluate and implement optimum cost/performance tradeoffs such as to achieve a minimum projected receiver cost in production lots of 2000. In order to accomplish this, an orderly process of technique evaluation and control had to be implemented, as described in the following section.

Cost Versus Performance

From the beginning of this program, it was immediately apparent that a very large number of tradeoffs existed, with interdependency among tradeoffs being the general case and seldom the case whereby a simple cost versus performance choice could be made. Thus it was determined early in the program to utilize the candidate versus challenging alternate approach to the design-to-price effort. This technique is based on generation of a sound candidate approach meeting all specifications, and generation of alternate "challenges" to any portion of the candidate. Each alternate, when qualified, is priced out in detail. Figure 1 illustrates this process. In order for an alternate to qualify, it must be determined to:

- 1) Meet the applicable specifications of that portion of the receiver with occasional exceptions in areas that could be potentially relaxed.
- 2) Be compatible with available printed circuit area, volume and construction techniques.
- 3) Be almost obviously of lower cost in either raw material or production loaded labor.
- 4) Be of a technology that is compatible with general aviation equipment manufacturing engineering skills.

As a result, alternates which are cheaper but do not meet the specification, which are large and bulky, or which are advanced research items for military use generally do not qualify as viable alternates.




FIGURE 1. COST PERFORMANCE ALTERNATE EVALUATION AND CONTROL

However, each candidate receiver subassembly has several viable alternates. The SOW clearly and correctly pointed out the necessity of concentrating the contract resources on those "... MLS receiver subassemblies which represent the highest percentage of receiver cost hence, greatest potential for significant cost savings considering the appropriate cost/performance tradeoffs."

Accordingly, the areas discussed in the following three paragraphs received a heavily concentrated effort during the study phase of this program.

Microwave components. - It is apparent that the microwave portion of an item such as the MLS Receiver can be very expensive. C-band filters, mixers and local oscillators are ordinarily purchased by avionics equipment manufacturers on a competitive basis, but are nevertheless relatively expensive. As will be shown later, the purchase of conventional microwave components would double the \$1250 cost goal. AEL, which has had extensive experience in microwave component design and fabrication, has shown that the technology for the low cost microwave front end must be custom stripline, which integrates the two precision filters and the mixer. The precision stripline filters, which would be prohibitively expensive in any other form, then allow a simple multiplier technique. The microwave (RF Head) area was the most intensely studied portion of the Technique Selection Study, and the justification is apparent. This area is described in meticulous detail in the Microwave RF Head Electronics portion of this report.

Log IF and demodulator. - One intrinsic characteristic of the TRSB system is the necessity of either a potentially complex logarithmic amplifier or a precision AGC able to provide a gain characteristic that is compatible with the envelope processor detection. The Bendix MLS Airborne Subsystem, Basic Configuration, for example, utilized a 6-stage successive approximation log IF that could contribute heavily to the receiver cost, being surpassed only by the microwave and microprocessor subassemblies.

AEL has extensively evaluated use of the commercial RCA CA3089 IF integrated circuit, which contains both a log IF and an FM demodulator suitable for the DPSK data detection, and has so far found it acceptable. The corresponding circuit reduction in material cost, alignment cost, size and complexity is very significant for this program. However, it must be admitted that this device, although the least expensive approach by far, does not provide the best achievable signal sensitivity. Accordingly, in later phases, other low cost but more elaborate log IF and DPSK detectors will be explored, in anticipation of possible future requirements for additional MLS receiver sensitivity.

Processor. - A third major area involves the processor. Specifically, it was determined early that a commercially available microprocessor was ideally suited for the MLS receiver. The concept of a dedicated LSI development was discarded due to the anticipated reluctance of the general aviation equipment manufacturer to accept the development cost and risks. Furthermore, it was determined early that microprocessors exist that provide adequate computing ability to handle the MLS requirement at moderate cost. Thus the problem was systematically reduced to that of choosing a microprocessor and memory having high enough throughput at minimum total cost. It was an early determination that several medium throughput, moderate price systems are available, thereby giving the equipment manufacturer some flexibility in choice, with a high probability of being compatible with his other general aviation equipment products.

RECEIVER SYSTEM APPROACH

The MLS receiver described herein is a panel mounted unit with a remote microwave RF head. The panel mounted configuration was chosen as being the lowest cost in comparison to a remote electronics package being controlled by a cockpit mounted control panel.

The remote RF head utilizes RF filters, a mixer, and a local oscillator microwave multiplier integrated into the antenna housing. This technique eliminates the necessity for a costly low noise preamplifier, that would be otherwise needed to overcome RF losses in the antenna cable.

The panel-mounted receiver includes an On/Off Ident volume control, glideslope select switch, and integral channel selection. This system is designed to operate on Signal Formats as described in FAA-ER-700-08A, dated 30 May 1975, Amendment 1, dated 22 August 1975, Specification Change No. 1, and to provide the functional requirements a. through f. described in NASA ARC Specification II, Section 4.

The receiver system described herein provides the proper ARINC-578 output drive levels to existing ILS displays as required by Paragraph 2.0 of the SOW. The course deviation indicator (CDI), therefore, is assumed to be an existing unit and not a part of the system description except as it affects electrical and performance interfaces.

The key LCLMS performance parameters are shown in Table 1.

Block Diagram and General System Description

A block diagram of the candidate Low Cost MLS receiving system is shown in Figure 2. The system is composed of two basic units: a remote mounting RF head, and a panel mounting receiver. Interconnections between these two units have been minimized by supplying DC power to the RF head via the LO coaxial cable. Within the panel mounting receiver, interconnections between subassemblies also have been minimized by grouping those elements requiring multiple interconnections within the same subassembly to facilitate assembly and servicing.

An RF signal is received at the antenna, which is contained within the remote mounting RF head. The first item in the signal path is the RF preselector filter, realized in stripline, which provides immunity to spurious and image responses and provides added protection against LO radiation. Following this is the first mixer, also fabricated in stripline, followed by the first IF preamplifier. Also contained in the RF head are the X16 LO multiplier and the LO bandpass filter. The preselector, mixer, and LO filter are stripline structures. The major components relating to receiver sensitivity are thus intimately located at the antenna for the purpose of minimizing losses.




FIGURE 2. LOW COST MLS RECEIVER BLOCK DIAGRAM

The IF output of the RF head is routed to the panel mounting receiver unit, wherein it is first applied to the 160.8 MHz IF amplifier in the IF/detector subassembly. This is followed by conversion to the second IF frequency, logarithmic detection, and DPSK demodulation. The video and data outputs of the IF/detector module are applied to the processor module. The video is routed to the analog preprocessor section, which utilizes an adaptive threshold detector with outputs to the digital portion of the processor. The DPSK data, which at this point is in the form of amplitude transients representing phase transitions, is converted into one-zero data and outputted to the digital processor and is also used to synchronize a data clock utilized for data decoding.

The digital processor, the heart of which is a low cost microprocessor, decodes the DPSK data to determine facility identification, function, minimum glideslope, and ground status. In addition, it performs calculations based on the input video to determine angle data which is then smoothed digitally before being converted to analog signals and outputted to the ILS display and autopilot. Both flag signals and Morse code identification tones are generated in the digital processor. The pilot selectable glideslope information is applied to the digital processor. The remaining input to the processor is the clock, generated by the synthesizer.

The first local oscillator (LO) consists of a 200-channel phase-locked loop (PLL) frequency synthesizer. Synthesizer tuning information is received from the front panel switches. The first LO output is a 0 dBm signal in the frequency range of 304.4 MHz to 308.2 MHz. This synthesized LO signal is then sent to the remote mounted RF head where the signal frequency is multiplied by 16 to arrive at the final LO frequency. Required DC power for the remote head is sent over the same cable as the first LO signal. It is important that the LO frequency sent to the RF head is sufficiently removed from the 160.8 MHz first IF frequency so that the first IF filter can prevent this undesired component from reaching the second mixer.

Within the synthesizer subassembly is a 4.8 MHz crystal controlled reference oscillator which serves 3 functions; the 150 MHz second LO and the offset frequency for the first LO are derived from a fixed tuned oscillator phase locked to the reference; a 9.375 kHz Signal is derived and used as the reference clock for the 200 channel synthesizer; and a 1.6 MHz signal is derived for use as a data processing clock. This technique provides phase coherence of all internally generated signals with the exception of the 15 kHz data clock, which is by necessity phase-locked to the DPSK data.

The remaining subassembly in the receiver unit is the DC to DC converter and power conditioner. This switching type supply will accept either the 14 VDC or the 28 VDC input from the aircraft and, with a minimum efficiency of 80 percent, convert it to the seven voltages required by the system circuits. The +7 VDC output is locally regulated to +5 VDC at points of usage (primarily digital circuits) to provide improved regulation and isolation of these supply lines. The isolation of digital logic supply lines in this manner greatly reduces internal RFI due to required bundling of supply and control lines between subassemblies.

A photograph of the MLS receiver, showing both the panel mounted unit and the RF head, is shown in Figure 3.

Noise Figure and Sensitivity

The receiver noise figure is an important parameter in relationship to receiver sensitivity. Since the low cost design precludes the possibility of a low noise 5 GHz GaAs FET amplifier, it is essential that the losses prior to the first active amplifier stage be kept to a minimum.

The losses to be minimized are those associated with the RF preselector filter and the first mixer. The RF preselector loss is related to the RF selectivity, which in turn relates to the parameters of interference rejection, image rejection, and LO reradiation rejection. Mixer loss relates to LO drive level and bias, which also relates to signal handling capability and intermodulation product rejection. Further tradeoff considerations are discussed in Microwave RF Head Electronics portion of this report.




FIGURE 3. MLS PANEL MOUNTED UNIT AND REMOTE RF HEAD

ORIGINAL PAGE IS
OF POOR QUALITY

The nominal noise figure and gain calculations are shown in Figure 4. The stage parameters of noise figure and gain are shown above each block and the calculated composite noise figure, cumulative gain and minimum signal levels are listed below. The -96 dBm sensitivity level is based on a 10 dB signal to noise level in a 225 kHz IF bandwidth.




FIGURE 4. NOISE FIGURE AND GAIN ANALYSIS

TABLE 1. SALIENT LCMLS PERFORMANCE PARAMETERS

	SPECIFICATION GOAL	ACTUAL
OPERATING FREQUENCY	5031.0 - 5090.7	Same
NO. OF CHANNELS	200	Same
CHANNEL SPACING	300 KHz	Same
SIGNAL FORMAT	FAA-ER-800-08A	Same
IMAGE REJECTION (PRIMARY)	60 dB	40 dB
IMAGE REJECTION (SECONDARY)	60 dB	60 dB
NOISE FIGURE	NS	14 dB
IF BANDWIDTH	150 KHz min	225 KHz
ADJACENT CHANNEL (REJECTION INTERFERENCE)	50 dB	40 dB
TANGENTIAL SENSITIVITY DPSK	-98 dBm	-90 dBm
AZIMUTH SCALE FACTOR	$\pm 2.5^\circ$ FS	Same
ELEVATION SCALE FACTOR	$\pm 0.7^\circ$ FS	Same
GLIDE SLOPE SELECTION	2.5-8°, 0.5° steps	Same
ANTENNA POLARIZATION	Vertical	Same
ANTENNA GAIN, HORIZONTAL	-3dbi, omni	0dbi $\pm 60^\circ$
ANTENNA GAIN, VERTICAL	-3dbi, +25°, -30°	0dbi, +45°, -15°
POWER	14 watts	1 Ampere max, 12-28 VDC
WEIGHT	6.5 lb.	6.0 lbs.

MICROWAVE RF HEAD ELECTRONICS

This section describes the antenna, microwave filters and mixer, microwave LO multiplier, and RF head packaging.

The primary consideration in the remoting of the RF head is the elimination of a long, bulky, and expensive low loss cable at the MLS system frequency. The integration of the RF head and the antenna, which is an extension of the RF stripline structure, is a natural step and is described in this section. In this system, only two coaxial cables are required to service the remote antenna/RF head. These cables carry nominally 306 and 160 MHz respectively, and may be a standard type such as RG-58 of which most installers are familiar. The installation of this 5 GHz MLS system is therefore no more complex or risky than the installation of a current NAV system. By remote mounting (close to or integral with the antenna) the RF head, the antenna cable losses can be minimized such that allowable system noise figures can be achieved without the use of expensive 5 GHz preamplifiers.

Antenna Cost/Performance Trade-Offs

A number of different types of antenna were considered as candidates for the low cost MLS antenna. Table 2 lists these types and the performance/cost trade-offs. The project goal is a low cost antenna which meets the pattern and gain requirements previously described in Table 1. The cost of the antenna is determined by two factors: the cost of the antenna element, and the cost of the RF stripline antenna interface. Another cost factor is the DC grounding of the antenna for lightning protection. If the antenna element is not DC-grounded, lightning protection must be added to the RF circuitry at added cost.

After reviewing the above factors, the list of candidates in Table 2 was reduced to the last four types listed. It was decided not to continue the dipole investigation, since similar results could be obtained with a monopole, which is easier to feed by the stripline. The remaining three types of antennas were thoroughly investigated. All three provide a good impedance match over the required bandwidth. The radiation pattern shape is more dependent on the shape of the ground plane than on the element type. The "hair pin" antenna was selected as the best overall element. Its cost is less than the microstrip cone and is about the same as a simple monopole, and the "hair pin" element is DC grounded. The element is low cost, easily produced and meets the requirements of the MLS system.

TABLE 2. ANTENNA DESIGN TRADE-OFFS

Antenna Type	Relative Cost	Omnipattern for $\pm 90^\circ$	Aerodynamic Size	Weight	Ease of stripline feed	DC Grounded
1. Rectangular Horn	High	No	Large	Moderate	Difficult	Yes
2. Biconical Horn	High	Yes	Large	Moderate	Moderate	No
3. Co-Linear Array	High	Yes	Small	Low	Difficult	No
4. MIC Element	Low	Yes	Moderate	Low	Moderate	No
5. Slot	Low	No	Small	Low	Simple	Yes
6. Dipole	Low	Yes	Small	Low	Moderate	No
7. Microstrip Cone	Low	Yes	Small	Low	Moderate	Yes
8. Monopole	Very Low	Yes	Small	Low	Simple	No
9. Hair Pin	Very Low	Yes	Small	Low	Simple	Yes

The "hair pin" performance was optimized by adjusting the shape of the hair pin and its position on the RF substrate. A monopole with various shorting sections was tested. The "h" type element shown in Figure 5 gave the best results.

Antenna performance. - This antenna is designed to operate on either metal or non-metallic mounting surfaces, without the added cost of an additional metal ground plate. The VSWR of the antenna, shown in Figure 6, is less than 1.75:1 from 5.0 GHz to 5.1 GHz, relatively independent of the type of mounting surface. The following performance discussion applies to an antenna mounted on a non-metallic surface.

The brassboard antenna pattern was within the required 3 dB of omnidirectional in the horizontal plane for angles within ± 120 degrees of the nose of the aircraft, as shown in Figure 7. The gain was greater than 3 dB above an isotropic radiator at the horizon. The approximate 6 dB front-to-back ratio is caused by the asymmetric mounting and the back "leg" of the antenna element. This ratio increases the number of available mounting locations, because any interference caused by items behind the antenna (i.e., vertical stabilizers, loading gear, etc.) is reduced. The 3 dB points in the elevation plane for the forward hemisphere are greater than the required +25 and -30 degrees from the horizon, as shown in Figure 8. The reception of horizontally polarized signals is 10 dB below the vertical signal for any horizontal direction in the front hemisphere. The antenna's pattern performance lends itself to either top or bottom aircraft mounting.





FIGURE 5. "H" ANTENNA TYPE

ORIGINAL PAGE IS
OF POOR QUALITY



ORIGINAL PAGE IS
OF POOR QUALITY





FIGURE 7. MLS BRASSBOARD ANTENNA AZIMUTH AT ZERO DEGREES ELEVATION



ORIGINAL PAGE IS
OF POOR QUALITY

FIGURE 8. MILS BRASSBOARD ANTENNA ELEVATION

When the antenna is placed on a metal ground plane, such as the cockpit roof of the Cessna 402 or DeHavilland DHC-6, the elevation patterns will tend to cut off closer to the horizon. This effect is minimized if the antenna is mounted near the front of the surface or is mounted on a surface with a slight nose-down slope. When the antenna is mounted on a metal surface the reception of horizontally polarized signals is reduced by about an additional 10 dB.

Mechanical construction. - The "hair pin" antenna element is formed by bending a section of #20 wire to the shape as was shown in Figure 5. This is a rugged antenna element which easily interfaces with the RF stripline.

The antenna element is connected to the input port of RF stripline via a stripline feedthrough. The ground lead of the element feeds through the stripline layers connecting to both the upper and lower ground planes. This assembly technique provides both good electrical contact and a rugged mechanical mount.

The entire antenna/RF unit is encased in a plastic radome. The radome mechanically strengthens the antenna and protects it from the environment.

Mounting. - The antenna is designed to operate with or without a metallic ground plane. Its radiation patterns will provide adequate gain for either top or bottom aircraft mounting. Acceptable performance will be obtained, in a top mounted case, for surfaces from 0 to 30 degrees nose down. On metal mounting surfaces, it is recommended that the antenna be mounted approximately 15 degrees nose down and near the front edge of the surface, if possible.

The small size and light weight of the antenna permits it to be mounted on any aircraft surface with minimum structural modification. The antenna's front-to-back ratio allows it to be mounted in front of structural members or other antennas on the aircraft.

Microwave Electronics Cost/Performance Trade-Offs

Several transmission media are currently available which may be contemplated for use in the construction of the RF head. The electrical and mechanical characteristics of each of these are considered below.

Waveguide supports both TM and TE propagation modes, and is the lowest loss transmission media available. Waveguide is mechanically rigid and structurally strong; however, design in this medium results in a very bulky system. A relative size may be obtained by considering the length of a quarter wave in this medium. At 5 GHz in waveguide, $\lambda = 0.57$ inch, which implies an overall size of about 8.5 inches

4

by 4 inches by 3 inches. Machining and assembly is expensive, since precision welding and metal work is required.

Coax propagates energy in a TEM mode and can be a low loss material, dependent upon the dielectric used in construction. Coax also gives rise to a mechanically rigid assembly, but it is bulky ($\lambda = 0.41$ inch at 5 GHz in coax implying an overall size of $\frac{4}{4}$

about 6 inches by 3 inches by 3 inches). Machining and assembly is expensive, since precision parts are required.

Microstrip is generally constructed on alumina substrates and propagates a quasi-TEM mode (> 99.5% pure Al_2O_3). This medium is a low-to-medium-loss material, but it is extremely brittle (glass-like) and expensive. Of the materials considered, alumina yields the smallest size ($\lambda = 0.19$ inch at 5 GHz, yielding an overall $\frac{4}{4}$

size of about 2.8 inches by 1.3 inches by 0.2 inch). Machining and assembly is minimal, since lithographic techniques can be employed.

Air line construction utilizes what the literature calls suspended substrate strip-line techniques. The transmission media is formed when a Kapton (or other similar material) substrate with the circuitry etched onto it is suspended between two ground planes. An air channel is formed around the printed transmission line. The transmission mode is TEM and the Kapton/air combination is low loss, flexible and inexpensive. With a quarter wavelength about the same as in waveguide ($\lambda = 0.57$ inch), $\frac{4}{4}$

the construction is somewhat bulky, with the thickness being about 1.5 inches as opposed to 3 inches in waveguide. Assembly time is minimal; however, tooling cost for setting up the stamping dies (for forming the groundplane channels) is very expensive. This construction may be sensitive to severe vibration. If the Kapton substrate resonates mechanically in the channel, fracture may occur. Severe mistuning of the printed board is also a possibility. Wide temperature variation may have a detrimental affect on the circuitry.

Stripline is also a TEM mode transmission medium. Stripline is constructed by sandwiching copper conductors between dielectric sheets metallized on the outer surface to form a ground plane. The structure is low-to-medium-loss, depending upon the dielectric material. The structure is flexible, yet it can be mounted in a manner not adversely affected by vibration. Stripline yields a medium-sized circuit as part of the RF head ($\lambda = 0.37$ inch yields a package size about 5.4 inches by 2.5 inches by $\frac{4}{4}$

0.6 inch). Machining and assembly costs are minimal, since stripline parts are constructed using photolithographic techniques.

Choice of transmission medium. - From the general description above, the indication is that stripline affords the best cost/performance tradeoff. A more detailed characterization of stripline follows, including an analysis of various stripline materials. See Figure 9 for a summary.

WAVEGUIDE:

- * VERY LOW LOSS, RIGID, MECHANICALLY SOUND
- * BULKY; $\lambda/4$ @ 5 GHz \approx 0.57"
- * MACHINING & ASSEMBLY EXPENSIVE

COAX:

- * LOW LOSS MATERIAL, RIGID, MECHANICALLY SOUND
- * BULKY; $\lambda/4$ @ 5 GHz \approx 0.41"
- * MACHINING & ASSEMBLY EXPENSIVE

MICROSTRIP:

- * LOW TO MEDIUM LOSS MATERIAL (ALUMINA), BRITTLE (LIKE GLASS), EXPENSIVE
- * SMALL SIZE; $\lambda/4$ @ 5 GHz \approx 0.19"
- * MACHINING & ASSEMBLY MINIMAL

AIR LINE:

- * LOW LOSS MATERIAL (KAPTON), FLEXIBLE, INEXPENSIVE
- * SOMEWHAT BULKY; $\lambda/4$ @ 5 GHz \approx 0.57"
- * TOOLING COST HIGH, MINIMAL ASSEMBLY TIME
- * MAY BE SENSITIVE TO SEVERE VIBRATION

COPLANAR WAVEGUIDE, SLOT LINE: (SAME AS MICROSTRIP)**STRIPLINE:**

- * LOW TO MEDIUM LOSS MATERIAL (TEFLON-GLASS), FLEXIBLE, MEDIUM EXPENSE
- * MEDIUM SIZE; $\lambda/4$ @ 5 GHz \approx 0.37"
- * MACHINING & ASSEMBLY COST MINIMAL

FIGURE 9. RF HEAD IMPLEMENTATION MEDIA

Polyphenylene Oxide (PPO) is a low-to-medium-loss material. It has good flexibility and negligible cold flow characteristics, but if placed under any kind of stress at all, it manifests stress crazing. The problem arises with time and temperature cycling. Also, PPO can not be punched or sheared, and it works best below 5 GHz. For these reasons, although it is an inexpensive material, PPO was deemed unacceptable for use in the RF head.

Epoxy-glass (G-10) is a high-loss material which performs best below 1 GHz. It has negligible to no cold flow characteristics and is easily punched or sheared. It has good flexibility and has negligible change in its properties with time or temperature cycling. Epoxy-glass is very inexpensive, but its lossy nature makes it unacceptable.

Glass reinforced polystyrene is a low-to-medium-loss material. It has poor flexibility and will break quite easily even in the glass reinforced variety. The time and temperature characteristics of this material are very poor, and it may not be punched or sheared. It has negligible to no cold flow, is quite useful at 5 GHz, and is an inexpensive material, but its mechanical properties make it unacceptable.

Polyolefin is a low loss material which is similar in appearance to polyethylene. It has good to fair time and temperature characteristics, and may be punched or sheared. Along with its excellent flexibility, polyolefin is subject to cold flow and severe warping when metallization is removed from one side. Polyolefin is a relatively inexpensive material, but its mechanical properties are unacceptable.

Teflon-glass is a low-to-medium-loss material with good flexibility and slight to negligible cold flow. It does not change much with time and has a wide working temperature range (-100 to +400 degrees Fahrenheit). It may be punched or sheared without problems, and it is excellent for use at 5 GHz and above. An appropriate choice of material is 3M type K-6098-GT which is 0.031 inch thick. The pricing of this material in a 2000 piece quantity yields a stripline package cost of about \$5.56 per RF head.

Material choice. - Considerations from the previous paragraphs resulted in the selection of teflon-glass material for the stripline (See Figure 10 for a summary). Teflon-glass also lends itself to bonding; i.e., the two stripline plates are attached to one another under heat and pressure. Attaching subsequent components (mixer diodes, antenna and stripline connections) can be easily accomplished by a cut-and-plug operation.

Reliability. - The least reliable parts in the stripline package are the mixer diodes. The most likely causes for diode failure would be:

- Overvoltage on the bias line.
- Excessive LO drive.
- Excessive RF power.

FIGURE 10. STRIPLINE MATERIAL CONSIDERATIONS

- POLYPHENYLENE OXIDE (PPO)**
 - * LOW TO MEDIUM LOSS MATERIAL
 - * GOOD FLEXIBILITY, BUT STRONGLY SUBJECT TO STRESS CRAZING WITH TIME AND TEMPERATURE CYCLING
 - * MAY NOT BE PUNCHED OR SHEARED
 - * WORKS BEST BELOW 5 GHZ
 - * NEGLIGIBLE COLD FLOW
 - * MEDIUM COST
- EPOXY GLASS (G-10)**
 - * HIGH LOSS MATERIAL
 - * NEGLIGIBLE TO NO COLD FLOW
 - * GOOD FLEXIBILITY, TIME AND TEMPERATURE CHARACTERISTICS
 - * MAY BE PUNCHED OR SHEARED
 - * WORKS BEST BELOW 1 GHZ
 - * VERY LOW COST
- GLASS REINFORCED POLYSTYRENE**
 - * LOW TO MEDIUM LOSS MATERIAL
 - * POOR FLEXIBILITY AND VERY POOR TIME AND TEMPERATURE CHARACTERISTICS
 - * NEGLIGIBLE TO NO COLD FLOW
 - * MAY NOT BE PUNCHED OR SHEARED
 - * USEFUL AT 5 GHZ
 - * LOW COST
- TEFLON GLASS**
 - * LOW TO MEDIUM LOSS MATERIAL
 - * GOOD FLEXIBILITY, TIME AND TEMPERATURE CHARACTERISTICS
 - * SLIGHT TO NEGLIGIBLE COLD FLOW
 - * MAY BE PUNCHED OR SHEARED
 - * EXCELLENT FOR USE AT 5 GHZ
 - * WILL BE BONDED TO FORM A SINGLE UNIT
 - * LOW COST

A typical burn-out level for mixer diodes is +30 dBm, CW, either at the RF or LO ports. Since LO drive is constant (around 0 dBm) and diode bias is controlled, excessive RF is likely to be the cause for diode burn-out; i.e., exposure of the RF head to high field strengths in the frequency range of the passband of the input circuitry.

The stripline package is mounted in a manner to prevent it from being subjected to mechanical strain. Failure in the stripline package, aside from diode failure, would likely entail the discarding of the entire RF head, since replacement of this unit would probably be less expensive than repair.

Interface with other components. - The stripline package interfaces with the following components:

- X16 Multiplier.
- Antenna.
- Test signal injection cable.
- IF Amplifier.
- Bias source for the mixer diodes.

The following stripline interfaces are established:

- ITEM 1. The X16 multiplier is mounted on a board beneath the stripline. A section of transmission line feeds directly into the stripline at that point. A soldering operation is required.
- ITEM 2. The antenna is soldered to the stripline through a hole in the upper ground plane. The other end of the antenna is soldered to the upper ground plane surface.
- ITEM 3. The test signal is inserted into the stripline via a cable from a connector on the mounting surface of the RF head. A soldering operation is required.
- ITEM 4. The first stage of the IF amplifier chain is located below the stripline on the same level as the X16 multiplier. Interface is via a piece of transmission line soldered to the stripline.
- ITEM 5. A DC bias connection is required for the mixer diodes. A stranded wire serves this purpose.

Cost performance tradeoffs. - Some of the more significant cost performance tradeoffs are summarized below:

- A typical stripline material, K-6098 GT has a low relative dielectric constant ($\epsilon_r = 2.55$) which results in a larger package than if alumina ($\epsilon_r = 10$) were used. However, alumina is many times more expensive than K-6098, and is more difficult to process.
- Stripline requires two pieces of material as opposed to one in microstrip. Parts (such as diodes) are more difficult to interface with stripline circuitry.
- A 1/16-inch ground plane spacing results in somewhat less loss than the proposed 1/32-inch spacing, but the overall circuit becomes larger in width by an approximate factor of two. Saving of material results from the choice of the thinner material.
- K-6098, although more costly than other stripline materials, is flexible, and is less likely to fracture under stress or severe vibration as compared to other materials considered.
- Another material, of slightly higher expense but more stable properties is Rogers Duroid 5880, with ϵ_r of 2.2 ± 0.04 , offering tighter control in production.

Amplifier and Multiplier

The amplifier/multiplier section of the RF Head performs the function of amplifying and multiplying the 0 dBm, 304.8 to 308.1 MHz local oscillator input signal to a +7 dBm, 4876.8 to 4929.6 MHz mixer drive signal. Figures 11 and 12 show block diagrams of two configurations which were considered to accomplish this function. The block diagram shown in Figure 11 consists of two stages of lumped-element Class C amplifiers, which provide 23 dB of gain at the LO input frequency, followed by a distributed X16 multiplier with 16 dB conversion loss, which provides the required mixer drive signal. Figure 12 consists of a single stage amplifier, followed by an amplifier doubler which drives an octupler multiplier. In the following paragraphs, a discussion of a cost-effective amplifier design is begun, after which consideration is given to alternatives in achieving the required X16 multiplication. The circuit shown in Figure 12 is discussed in the multiplier section of this report.

Amplifier design. - The amplifier must provide enough multiplier drive to obtain a mixer LO drive level of about +7 dBm. By biasing the mixer, the drive level requirement could be reduced to as low as -7 dBm, thereby eliminating the need for one of the two stages and resulting in a significant cost saving. For the purpose of this discussion, the two-stage amplifier-multiplier is described, since it provides higher output for better mixer performance. Multiplier conversion loss would be sacrificed in order to further simplify the multiplier design by providing




FIGURE 11. AMPLIFIER/MULTIPLIER USING X16 MULTIPLIER




FIGURE 12. AMPLIFIER/MULTIPLIER USING X2 AMPLIFIER MULTIPLIER
AND X8 OCTUPLER

lower level output. The multiplier is much more complex and costly than the amplifiers, therefore, if necessary, greater savings could be obtained by sacrificing performance in the multiplier.

The amplifier design is accomplished by using low Q matching circuits to maximize amplifier bandwidth so that minimum or no tuning is required after assembly. Low Q matching circuits also provide more stable circuit operation over the system's temperature range. Since the amplifiers are operated under Class C conditions, the transistor's input and output impedances are non-linear.

Multiplier design. - Several considerations must be made when choosing a X16 multiplier which will give maximum performance at minimum cost for the MLS receiver. Figure 13 shows a block diagram of three basic design techniques which will give X16 multiplication. Obviously, the multiplication could be achieved by using three or four stages of multiplication, but these concepts have been disregarded because of cost, assembly time, and tuning time. The blocks representing the individual multipliers can be designed using any element that has a non-linear output voltage versus linear input voltage characteristic. Three basic devices will be discussed in the following paragraphs with a brief description of device operation in the multiplying mode. Each device will be considered in a multiplier with a discussion of circuit simplicity, conversion efficiency, stability and cost. The three types of devices are varactor diodes, step recovery diodes and transistors.




FIGURE 13. POSSIBLE X16 MULTIPLIER CONFIGURATIONS FOR MLS RECEIVER

VAR. "TOR MULTIPLIER"

Frequency multiplication can be achieved by any device which has a non-linear component that causes the output voltage to be a non-linear function of the input voltage. A component commonly used for frequency multiplication is the varactor diode.

Figure 14 shows a model for the ideal PN junction varactor diode. Multiplication is possible because the depletion layer capacitance is a non-linear function of the applied voltage. The degree of non-linearity is determined by the fabrication technique. During device fabrication, the PN diode junction can be epitaxially grown or the impurities can be diffused into an appropriately doped substrate. Epitaxially grown junctions and constant source diffused junctions result in a junction region which has an abrupt change in the P to N type impurity region. Under these conditions the depletion layer capacitance is given by:

$$C_J = \frac{dQ}{dV} = \left[\frac{qE N_a N_d}{2(N_a + N_d)} \right]^{1/2} V_T^{-1/2}$$

where:
 N_a/N_d = Acceptor/Donor Impurity Concentration
 q = Electric Charge
 E = Permittivity



FIGURE 14. IDEAL VARACTOR DIODE MODEL

When the device is fabricated from a fixed impurity source an approximately linearly graded junction is obtained where the depletion layer capacitance is given by:

$$C_j = \frac{dQ}{dV} = \left(\frac{qaE^2}{12} \right)^{1/3} V^{-1/3}$$

where: q = Electric Charge

E = Permittivity

a = Impurity Gradient

Note that in both these cases the capacitance is a non-linear function of the voltage that appears across the depletion region. To maximize the conversion efficiency it is desirable that the exponent of V approaches 1/2. In actual devices fabricated by AEL using constant impurity concentration source diffusion techniques this exponent has exceeded 0.45.

The non-linearity of the junction capacitance is not the only term which must be considered in varactor multiplier design. The frequency and efficiency limiting component in the diode is the resistance in series with the junction capacitance. This resistance is primarily due to device geometry and material resistivity. Imprecise lead bonding and diode chip mounting will increase the value of this resistance.

When designing a multiplier using a varactor diode both the junction capacitance and series resistance must be taken into consideration. The multiplier efficiency becomes higher as the value of R_s decreases. To give an indication of the quality of a particular varactor diode, Penfield and Rafuse¹, have defined the cutoff frequency:

¹Penfield, P., and Rafuse, R. P. Varactor Applications, MIL Press, 1962.

$$f_{co} = \frac{S_{max} - S_{min}}{2 \pi R_s}$$

usually
 $S_{max} \gg S_{min}$
 where $S_{max} = 1/C_{min}$

$$f_{co} = \frac{1}{2 \pi R_s C_{min}}$$

The cutoff frequency gives an indication of the usable upper frequency limit of the varactor diode.

For higher order varactor multipliers and for greater multiplier efficiency, the varactor diode is often driven into the forward conduction region by the input voltage swing. The overdriven condition increases the overall non-linearity by introducing the effects of the PN junction diffusion capacitance. This effect is useful as long as the minority carrier lifetime is longer than the period that the diode is in the forward conduction region, and as long as the minority carriers are not driven so far into the region that they cannot be recovered. It should be noted that the diffusion capacitance is a very low Q capacitance effect. Under forward bias conditions, the depletion region width is minimum and the exposed epitaxial path through which the injected carriers travel is maximum; therefore, the instantaneous series resistance is significantly increased. Normally this increased series resistance effect is overshadowed by the circuit losses of the multiplier.

Varactor diode circuits comprise a majority of multiplier circuits designed today. Penfield and Rafuse¹ present an analysis which provides the designer with formulas that predict abrupt and linear graded junction multiplier performance. Burckhardt² did an analysis of varactors with arbitrary junction capacitance variation and drive level. The analysis should provide the designer with a technique to choose and characterize the best diode for the particular application, in addition to providing the foundation upon which the multiplier design is based.

Figure 13 showed three basic configurations considered for the MLS X16 multiplier. The basis for the multiplier design must be simplicity. This is absolutely essential in order to achieve a reliable, stable circuit at a reasonable cost. The circuit in Figure 13 is a single stage X16 multiplier which directly converts the input frequency to the desired 16th harmonic output frequency. This configuration is the most simple of the three choices, but is not really practical for a varactor diode because of the extremely high conversion loss.

The circuit in Figure 13b is more practical for varactor applications. The doubler circuit is relatively simple to build, and requires very little final tuning. Estimated

²Burckhardt, C. B., "Analysis of Varactor Frequency Multipliers for Arbitrary Capacitance Variation and Drive Level," Bell System Technical Journal, Vol. XLIV, No. 4 (April 1965).

conversion loss for this circuit is approximately 2 dB. The disadvantage of Figure 13b circuit is that the 1-2-4-8 octupler has idler circuits at the second and fourth harmonics. In general, as the number of idlers of a multiplier is increased, the more efficient it becomes and the more complex and time consuming the tuning becomes. The complexity results because three parameters of the circuit must be tuned simultaneously; these are input match, output match and idler frequency. Since the diode impedance is (in general) dynamic, the tuning process is complicated by the fact that impedance levels change as a function of input and output power. During the tuning process it is of the utmost importance that the basic characteristic of the circuit being tuned is not destroyed. For example, the input matching circuit must prevent idler and output frequency currents from flowing in the input circuit. Should this characteristic be destroyed the output power and stability of the multiplier will become a function of the preceding driver stage's output impedance at the 2nd, 4th and 8th harmonic. Since the driver stage also has a dynamic output impedance, an almost impossible tuning situation occurs. Circuit designers faced with this type of problem often try to overcome it by using a circulator or pads between stages. This only makes the multiplier less efficient and more expensive.

To overcome some of the problems associated with the circuit in Figure 13b, the circuit in Figure 13a can be used. Here the 1-2-4-8 octupler is replaced by a 1-2-4 quadrupler. The circuit configuration eliminates the fourth harmonic idler, and thereby simplifies circuit tuning.

To conclude, a varactor diode multiplier in a configuration as shown in Figure 13a could be used in the MLS receiver. The predicted conversion loss for the two-stage circuit is 11 dB. The disadvantage of the circuit is that it uses two stages, the first of which would be at least partially lumped-element, increasing the assembly time. The fact that the circuit does consist of two individual stages will cause greater tuning time than a single stage circuit, and overall tuning will become more critical for stable operation.

STEP RECOVERY DIODE (SRD) MULTIPLIER

In a varactor multiplier, the depletion layer capacitance is the primary non-linear element that makes frequency multiplication possible. The diffusion capacitance is used to enhance multiplier operation. In the step recovery diode, the diffusion capacitance is the element which is used to achieve multiplication.

As previously stated, to use the diffusion capacitance effectively the minority carriers must not recombine when the diode is in the forward conduction region, and the minority carriers must be recoverable after the diode comes out of forward conduction. Step recovery diode fabrication is such that these conditions are optimally met. To prevent the minority carriers from diffusing out of reach, steep impurity profiles are doped into the SRD. These steep profiles generate fields which repel the minority carriers back toward the junction limiting penetration depth.

The usefulness of the SRD as a multiplier comes from the fact that the diode rapidly switches between 2 distinct impedance levels. Ideal circuit models of the SRD at these levels are shown in Figures 15a and 15b. Using the schematic diagram of an SRD multiplier in Figure 16 a qualitative discussion of the multiplier will be given. As shown in Figure 16, the multiplier is to be made up of three basic building blocks: The impulse generator, the input matching network, and the output resonator and band-pass filter.




FIGURE 15. SCHEMATIC DIAGRAM OF SRD MULTIPLIER FIGURE




FIGURE 16. SCHEMATIC DIAGRAM OF X16 STEP RECOVERY DIODE MULTIPLIER

The heart of the multiplier is the impulse generator, which is made up of the SRD, L, and C. The impulse generator will generate a voltage pulse which is rich in harmonics once during each cycle of the input frequency. This voltage pulse is generated as follows. Because of the charge storage capabilities of the SRD, it is normally in the

conduction interval state shown in Figure 15a. This is a low impedance state during which the current in the impulse generator builds up a field around the charging inductor L . When all the current that has been stored by the SRD has been removed, the SRD will switch into the high impedance depletion interval model of Figure 15b. The bias on the SRD is adjusted so that the change in impedance level occurs when the current swing in the impulse generator is at its maximum negative point. The impulse generator circuit in the depletion interval is shown in Figure 15c. At the instant the SRD goes into the depletion state, the circuit current is going through a maximum negative point and the charge stored in L is maximum. The circuit will attempt to "ring" at a frequency determined by L and C_R with an initial voltage pulse across R_L equal to the reverse breakdown potential of the SRD. Only one half cycle of the ringing will appear across R_L because the SRD will again go into the conduction state when the voltage across it goes positive. The voltage pulse from the impulse generator is used to excite the resonator in the output resonator and bandpass filter section of the multiplier.

The output resonator and bandpass filter concentrate the energy of the voltage pulse generated by the impulse generator at the desired harmonic output frequency. The resonator is a one-quarter-wavelength shorted stub resonator which converts the voltage impulse into a damped harmonic that concentrates the energy at the desired output frequency. The resonator must be low-loss, so that all the available energy can be coupled to the output bandpass filter by the coupling capacitor C_C . Capacitor C_C is one of the adjustments that must be made to the multiplier. This coupling is critical to maximum power output, and is adjusted so that the resonator contains a damped harmonic which just dies out before the resonator is excited by the next impulse from the impulse generator.

The last circuit in the multiplier is the input matching circuit made up of L_1 and C_1 . This circuit transforms the impedance of the impulse generator to the desired input impedance.

The SRD multiplier is the simplest multiplier for high order multiplication. The circuit has no adjustable idlers and has excellent frequency isolation between the output and input circuits. Only two adjustments are required. One, discussed above, is coupling capacitor, C_C , and the other is the diode bias level. The circuit is the most advantageous for ease of assembly and tuning. Its disadvantages are that the SRD costs slightly more than a varactor, and that special consideration must be given to diode mounting because of thermal dissipation.

The multiplier design that was used for the low cost MLS application is shown in Figure 16. At present, the step recovery diode is mounted in a glass package. This mounting introduces undesirable package parasitics and decreases multiplier efficiency, but greatly simplifies the multiplier assembly procedure and reduces the assembly cost. Using this technique necessitates the use of a two-stage amplifier driver, but the cost saving in the multiplier overshadows the cost of the additional amplifier.

TRANSISTOR MULTIPLIERS

Transistor frequency multipliers operate similarly to varactor multipliers. The basic difference is that the transistor multiplier actually provides gain, thus combining the standard two-stage power amplifier/multiplier configuration.

The basic transistor multiplier circuit provides multiplication through the use of the non-linear collector to base junction capacitance. The efficiency is a function of the cutoff frequency of this varactor which is given by:

$$f_{co} = \frac{1}{2 C_{min} R_{EQ}}, \text{ where}$$

R_{EQ} = mainly due to series collector resistance and base spreading resistance

C_{min} = minimum value of collector base junction capacitance

This type of multiplier is excellent for use in low frequency (less than 1 GHz) low order multipliers because it eliminates the need for a two-stage amplifier/multiplier combination. The transistor multiplier's main disadvantage is stability problems, which occur because the non-linear multiplying element is imbedded in the fundamental frequency gain device and is subject to the undesirable parasitic elements of that device. Because the non-linear device is imbedded, it becomes more difficult to control the undesirable parasitic currents directly at the device terminals. Several types of stability problems are associated with this type of multiplier; these include low frequency instability, high frequency instability, and parametric instability.

Low frequency instability is a common problem with amplifiers in general. It is caused by the transistor's gain increasing as a function of decreasing frequency. Any low frequency resonant loop in the amplifier can cause oscillations. The problem is normally overcome by providing low Q DC return paths and careful power supply decoupling.

High frequency instability is a greater problem. Higher order multipliers, for maximum efficiency, require several idler circuits in the collector circuit to encourage the flow of idler currents. Because the emitter base matching circuit is a reactive load to the transistor at the idler frequencies, feedback from the output through the collector emitter junction capacitance at high frequencies can cause undesirable high frequency oscillations. This effect can be difficult to overcome, but can be eliminated by minimizing the collector emitter junction capacitance and changing the reactive loading on the transistor at the frequency at which it wants to resonate.

Parametric instabilities are another form of high frequency instability. The collector base junction capacitance can appear as an effective negative resistance by the pump action of the high frequency output signal. Should any low frequency instabilities

lie in the region of this negative resistance they will be amplified causing a regenerative feedback effect. If the magnitude of the negative resistance generated by the junction capacitance is larger than the magnitude of the positive resistance, the device will become potentially unstable, oscillating with changing bias level or load changes. Parametric effects are difficult to overcome, especially for high frequency multipliers where the Q of the junction capacitance is fairly high.

From the previous discussion it can be seen that the transistor multiplier is the most unstable multiplier of the various types considered, especially when operating under high order, high frequency conditions.

Cost/performance trade-offs. - The previous paragraphs discussed three types of multipliers in detail. Figure 17 shows, in outline form, the advantages and disadvantages of each type. Based on these facts, the SRD multiplier was chosen as the most cost-effective approach.

Cost is one of the primary considerations in choosing the multiplier type. The total multiplier cost includes parts, assembly, and tuning cost. The SRD parts cost slightly more than that of the transistor and varactor multiplier because the diode cost is more than that of transistor or varactor diodes. The additional parts cost of the SRD is greatly offset by the low assembly and tuning costs.


Circuit performance also favors the SRD as the multiplier choice. The SRD is much more stable than the transistor multiplier, and its stability is not as dependent on circuit tuning as it is with the varactor and transistor multipliers.

The SRD multiplier is easier to implement than the transistor and varactor multiplier. For maximum efficiency in high order transistor and varactor multipliers, several idler circuits must be added. Idler circuits increase circuit complexity and greatly increase tuning time. At most, the SRD multiplier can be considered to have one broadband idler which requires absolutely no tuning.


The simple SRD multiplier circuit makes it more reliable than the transistor or varactor multiplier. Since it has no tuned idlers, it is less susceptible to environmental drift. Its reliability is far greater than the transistor multiplier, because it has lower junction dissipation. Its dissipation is lower because it is a more efficient multiplier and because there is no additional DC junction dissipation as there is in the transistor multiplier.

The SRD multiplier is the most cost effective type of multiplier to use for the MLS receiver. Optimum performance is achieved when the diode is used in chip form to minimize undesirable package parasitics. The diode in chip form greatly increases assembly complexity and significantly increases multiplier costs. To simplify the assembly procedure, the diode is used in a glass package. This package degrades multiplier performance by decreasing the conversion efficiency. Since the biased mixer

- A.) TRANSISTOR MULTIPLIERS
ADVANTAGES
1.) MULTIPLICATION IN AN AMPLIFIER CHAIN
DISADVANTAGES
1.) LIMITED ORDER OF MULTIPLICATION
2.) COMPLEX CIRCUIT DESIGN AND TUNING
3.) LOW AND HIGH FREQUENCY STABILITY PROBLEMS
4.) HIGH THERMAL DISSIPATION IN HIGH ORDER
MULTIPLIERS
5.) PROBABLE HIGH COST IN THIS FREQUENCY RANGE



- B.) VARACTOR DIODE MULTIPLIERS
ADVANTAGES OVER TRANSISTOR MULTIPLIERS
1.) MORE EFFICIENT
2.) MORE STABLE
3.) LESS THERMAL DISSIPATION
4.) SLIGHTLY LOWER COST
DISADVANTAGES
1.) COMPLEX CIRCUIT DESIGN AND TUNING
2.) STABILITY A FUNCTION OF TUNING



- C.) STEP RECOVERY DIODE MULTIPLIERS
ADVANTAGES
1.) SIMPLE CIRCUIT
2.) VERY LITTLE TUNING
3.) STABLE
DISADVANTAGES
1.) DIODE COSTS SLIGHTLY HIGHER THAN VARACTOR




FIGURE 17. MULTIPLIER TRADE-OFFS

requires a power level of as low as -7 dBm, the decreased conversion efficiency can be overcome by increasing the multiplier RF drive level.

Filter requirements and purpose. - Two bandpass filters are required in the RF head as shown in Figure 18. One filter is required for LO filtering and the other for RF filtering. The LO filter is needed to pass the X16 multiplier product and yet reject the X15 and X17 products. The RF filter is needed to pass the RF signal band and reject any radiated LO signal. The filter will also reject the Image frequency band; i.e., the image band consists of LO-IF product, whereas, the RF band consists of LO + IF product.

FILTER SPECIFICATIONS

LO Filter - (See also filter mask in Figure 22)

PASSBAND: 4.8702 to 4.9299 GHz (X16 Product)

REJECT BAND: 4.5658 to 4.6218 GHz (X15 Product) and below
5.1746 to 5.2380 GHz (X17 Product) and above

REJECTION: 38 dB Minimum

VSWR (IN PASSBAND): 1.5:1 Maximum

INSERTION LOSS: 2.5 dB

RF FILTER - (See also filter mask in Figure 22)

PASSBAND: 5.031 to 5.0907 GHz

REJECT BAND: 4.8702 to 4.9299 GHz (LO)
4.7094 to 4.770 GHz (Image)

REJECTION: 40 dB Minimum at LO
62 dB Minimum at Image

VSWR (IN PASSBAND): 1.5:1 Maximum

INSERTION LOSS: 3.0 dB

The physical size of the filters must necessarily be small, since both must fit into a space on the order of 6 inches by 3 inches by 2 inches along with other circuitry. They must be lightweight and inexpensive to manufacture. Each filter should be rectangular in shape, relatively thin and consume little area on the circuit board. A typical size guideline is 2.5 inches by 0.5 inch by 0.2 inch.




Figure 18. MLS REMOTE RF HEAD BLOCK DIAGRAM

Both filters interface with the down converting mixer. In addition, the RF filter must interface with a test signal coupler and the LO filter interfaces with the X16 multiplier.

Types of filters considered. - Coaxial filters can be built sturdily and with relatively low insertion loss. Dielectric supports are required which adversely affect the Q as compared to a filter surrounded by air only. Also, coaxial filters require precision parts; therefore, machining and assembly become prohibitively expensive. A coaxial filter is bulky, has a poor form factor and more than doubles the proposed size.

A waveguide filter would have the lowest insertion loss and the highest unloaded Q of all the types considered. It can be built quite sturdily; however, it is extremely bulky and expensive to manufacture.

Microstrip represents an attractive solution, since it yields the smallest physical size of those types considered. Its size is approximately one-half of the proposed stripline design. However, alumina is a relatively expensive material and it is quite brittle. It may be subject to fracture under severe vibration.

A filter made in air line represents a lightweight construction. The space required for this type of filter is about twice that of the stripline filter proposed. The circuit is photoetched on Kapton and suspended between two channelized ground planes. The channel is hydraulically stamped in the ground plane metal and the plates riveted together. Tooling costs for this approach are high, but the approach may yield the least expensive manufacturing costs of any considered. Stripline was selected over this approach because of its size. Also, because the substrate is suspended in air, it may be quite sensitive to vibration, causing filter mistuning or possible fracture.

Stripline affords a workable compromise in characteristics for fabrication of the filter. The material selected is teflon-glass, 3M type K-6098 GT, with a thickness of 0.031 inch. It is flexible and easily cut to size; although its flexibility causes the filter to be subject to mistuning, the proposed construction will support the material so that this problem will not be of concern. Assembly is accomplished with ease and material costs are moderate.

Selection of filter type. - Considering the factors outlined in the previous discussion, it was determined that the stripline filter offered the best compromise in overall characteristics; therefore, the stripline filter was selected.

Each filter consumes an area of about 2.34 inches by 0.19 inch on the stripline surface. The materials cost for the space required for each filter is about 15 cents. Construction of each filter involves a photolithographic process followed by a bonding of the two halves together under heat and pressure. In quantity, the operation can be done quite inexpensively.

The proposed design is an edge-coupled resonator configuration. The resonator Q's of this scope are less than those obtained with coaxial technique or perhaps less than the gap-coupled resonator design. The reasons for the choice over the coaxial design has already been discussed; however, the gap-coupled design was rejected due to size constraints. The gap-coupled design is approximately twice as long as the edge-coupled design. The edge-coupled resonator filter will meet or exceed the specifications set forth previously.

The filters will interface directly with the other components in the circuitry, since all components will be included on the same photographic mask.

Nothing short of fracture of the entire stripline package will cause either filter to fail, provided that proper care is taken in assembly to ensure that no foreign particles are introduced between the resonator gaps.

The reject band attenuation possible in either coaxial or waveguide filters is not possible in stripline. Stripline will also tend to be more lossy in the passband. Therefore, with lower cost stripline, we produce a smaller package with somewhat less than optimum RF performance.

Mixer Requirements (see figure 22)

The mixer will have a maximum of 8 dB conversion loss.

The 2 x 2 mixer spurious response will be 87 dB below the IF output signal at an RF input level of -30 dBm.

The mixer will provide 12 dB of LO rejection at the RF port entering it.

The mixer will require no more than +7 dBm of LO drive to obtain the specified 8 dB conversion loss in an unbiased condition. Biased, the mixer will be capable of operating with -7.0 dBm LO input with 8 dB conversion loss.

The mixer is to operate with an input frequency range of 5.031 to 5.0907 GHz and a local oscillator frequency range of 4.8702 to 4.9299 GHz. The output mixer product is to be 160.8 MHz, which is the intermediate frequency.

The physical size of the mixer must be small in order to fit reasonably well within the other circuitry in the RF head. It must be lightweight for aircraft applications, and

be inexpensive to manufacture. A stripline-type mixer is required in order to facilitate adaptation to the other stripline circuitry. A typical size guideline is 1 inch by 1 inch by 0.2 inch.

Mixer types considered. - Several mixer configurations are available. A short summary of the characteristics of some of the main types are listed below.

A single ended mixer is constructed using only one diode. It has the lowest LO drive requirement of all the mixers considered here, and its conversion loss is approximately 5 to 7 dB. The LO to RF isolation is very much dependent upon the external frequency selection elements; therefore, in general, the isolation is quite poor.

A single balanced mixer uses two diodes and a 3 dB hybrid power splitter. This type of mixer requires twice the LO drive power as compared to the single ended variety, and its conversion loss is about the same; i.e., 5 to 7 dB. The LO to RF isolation is fair (approximately 10 to 15 dB), dependent upon whether a 90-degree hybrid or a 180-degree hybrid is used. A 180-degree hybrid will yield the higher isolation.

A double balanced mixer requires four diodes, and the RF and LO input is via transformers. As compared to a single ended mixer, a double balanced mixer requires four times the LO drive power. Its conversion loss is fair (approximately 7 to 9 dB), and its LO to RF isolation is approximately 30 dB, which is very good.


For all of the mixers named above, the LO drive requirement may be reduced by DC-biasing the diodes. Typically, the LO drive power may be reduced 9.5 dB and still maintain the same conversion loss if the diodes are biased (see Figure 19). Biasing will also reduce the conversion loss if the drive power is not reduced and, consequently, result in a reduction in the mixer noise figure. Coils must be attached to the RF lines in the mixer to supply the bias currents, thereby increasing the mixer cost slightly.

Selection of mixer type (see figure 30). - The single ended mixer was rejected due to its poor isolation. The double balanced mixer was rejected because of its complexity in construction and the added expense of additional diodes. Also, the double balanced mixer requires excessive LO drive and has relatively high conversion loss. Therefore, the single balanced mixer was selected for this application.

The 90-degree hybrid version of the single balanced mixer was chosen of the two types available. In comparison, the 90-degree version has the lower conversion loss and better VSWR, although it has the poorer LO to RF isolation. Also, a 180-degree hybrid is somewhat larger, and its form factor is not as symmetric as the 90-degree hybrid.

The single balanced mixer is inexpensive, with the cost primarily being that of the diodes. Its cost is roughly twice that of the single ended mixer, but less than half of the cost of the double balanced mixer.

TYPICAL CONVERSION LOSS AND BIAS CURRENT VERSUS
LO POWER FOR 90° HYBRID BIASED MIXER.



BY THE GRAPH ABOVE, FOR 8 dB CONVERSION LOSS:

- 1) BIASED. USING -7.5 dBm L.O. DRIVE AND 3 mA OF BIAS CURRENT
THIS IMPLIES A) SUPPLYING A VOLTAGE INTO THE STRIPLINE PACKAGE
THROUGH A FEED THROUGH B) CHOOSING AN RF CHOKES TO ATTACH
THE STRIPLINE.
- 2) UNBIASED. USING $+2 \text{ dBm}$ L.O. DRIVE. THIS IMPLIES GROUNDING
THE DIODES TO D.C. THIS MEANS CONNECTING THE STRIPLINE TO
GROUND THROUGH AN RF CHOKES.

FIGURE 19. BIASED VERSUS UNBIASED MIXER TRADE-OFFS

MIXER TYPE	NO OF DIODES ¹	VSWR ²	CONVERSION LOSS ³	LO RF ISOLATION ⁴	SPURIOUS REJECTION ⁵ m-n = 1	HARMONIC SUPPRESSION ⁶ m-n = 1	INTERCEPT POINT ⁷ dBm	DYNAMIC RANGE	BANDWIDTH ⁸ MHz	LINEARITY ⁹ dBm*
900 HYBRID	2	GOOD	LOWEST	POOR	POOR	POOR	-15	HIGH	GOOD	-10
	2	GOOD	LOW	POOR	YES	Fair	-30 dB	HIGHEST	GOOD	-10
1800 HYBRID	2	POOR	LOW	GOOD	NO	GOOD	-15	HIGH	GOOD	-10
	2	POOR	LOW	GOOD	YES	Fair	-15	HIGH	GOOD	-10
QUAD FED DUAL DOUBLE BALANCED	4	GOOD	LOW	GOOD	YES	GOOD	-30 dB	HIGHEST	GOOD	-10
	4	POOR	LOW	VERY GOOD	NO	GOOD	-18	HIGH	GOOD	-10
	4	POOR	LOW	VERY GOOD	NO	GOOD	-18	HIGH	EXTREMELY GOOD	-10
	4	POOR	LOW	BEST	NO	GOOD	-18	HIGH	EXTREMELY GOOD	-10

NOTES

(1) 2 DIODE TYPES REQUIRE +7 dBm LO POWER FOR BEST PERFORMANCE.

4 DIODE TYPES REQUIRE +10 dBm LO POWER

(2) VSWR POOR: 2.5:1 typ

GOOD: 1.3:1 typ

(3) CONVERSION LOSS: LOWEST: 5-7 dB typ

LOW: 7-9 dB typ

(4) LO RF ISOLATION:

POOR: 10 dB typ

GOOD: 20 dB typ

VERY GOOD: 25-30 dB typ

BEST: 35-40 dB typ

(5) $m-n$ SPURIOUS REJECTION WHERE $|m-n| = 1$, i.e. 1X2, 2X1, 2X2, 3X2, ETC

POOR: PARTIAL REJECTION OF MOST $|m-n| = 1$ SPURS
FAIR: PARTIAL REJECTION OF MOST $|m-n| = 1$ SPURS
SPURS (BIAS ADJUST WILL SUPPRESS SOME SPURS EVEN FURTHER)

(6) HARMONIC SUPPRESSION: POOR: PARTIAL REJECTION OF LO RF EVEN HARMONICS
FAIR: PARTIAL REJECTION OF LO RF EVEN HARMONICS
(BIAS ADJUST WILL SUPPRESS SOME HARMONICS EVEN FURTHER)

GOOD: CAN REJECT ALL LO EVEN HARMONICS
VERY GOOD: CAN REJECT ALL LO AND RF EVEN HARMONICS

(7) INTERCEPT POINT: TYPICAL THIRD ORDER INTERCEPT POINT IS 6 TO 9 dB ABOVE THE LO POWER

(8) THIS INTERCEPT POINT CAN ONLY BE ACHIEVED BY USING THE OPTIMUM LOAD LINE BIASING TECHNIQUE AND INCREASING THE LO POWER TO APPROXIMATELY *23 dBm

(9) IMAGE FOCUSING: DEFINES WHERE IMAGE SIGNAL ENERGY IS FOCUSED. LO PORT, RF PORT, OR TO INTERNAL TERMINATION. WHERE THIS IMAGE SIGNAL IS FOCUSED CAN AFFECT MIXER PERFORMANCE IN PHASE AND AMPLITUDE TRACKING SYSTEMS

FIGURE 20. PERFORMANCE COMPARISON OF FOUR BASIC MIXER TYPES

MIXER TYPE	NO OF DIODES ¹	VSWR ²	CONVERSION LOSS ³	LO RF ISOLATION ⁴	BIAS ⁵	SPURIOUS REJECTION ⁶	HARMONIC SUPPRESSION ⁷	INTERCEPT POINT ⁸ dBm	DYNAMIC RANGE ⁹	SIGNAL SENSITIVITY ¹⁰	IMAGE REJECTION ¹¹ dBm
900 HYBRID	2	GOOD	LOWEST	POOR	NO	POOR	POOR	-15	HIGH	GOOD	GOOD
	2	GOOD	LOWEST	POOR	YES	FAIR	FAIR	-30.3	HIGHEST	GOOD	GOOD
1200 HYBRID	2	POOR	LOW	GOOD	YES	POOR	GOOD	-15	GOOD	GOOD	GOOD
	2	POOR	LOW	GOOD	YES	FAIR	GOOD	-15	HIGH	GOOD	GOOD
QUAD FED DUAL DOUBLE BALANCED	4	GOOD	LOW	GOOD	NO	GOOD	FAIR	-30.2	HIGHEST	GOOD	GOOD
	4	GOOD	LOW	VERY GOOD	NO	GOOD	GOOD	-12	HIGH	GOOD	GOOD
	4	POOR	LOW	VERY GOOD	NO	GOOD	VERY GOOD	-13	HIGH	GOOD	GOOD
	4	POOR	LOW	BEST	NO	GOOD	VERY GOOD	-13	HIGH	EXTREMELY GOOD	GOOD

NOTES

(1) 2-DIODE TYPES REQUIRE +7 dBm LO POWER FOR BEST PERFORMANCE.

(2) 4-DIODE TYPES REQUIRE +10 dBm LO POWER

(3) VSWR: POOR: 2.5, 1 typ

GOOD: 1.2, 1 typ

(4) CONVERSION LOSS: LOWEST: 5-7 dB typ

LOW-7-9 dB typ

(5) LO RF ISOLATION:

POOR: 10 dB typ

GOOD: 20 dB typ

VERY GOOD: 25-30 dB typ

(6) SPURIOUS REJECTION: WHERE $|m-n| = 1, 2, 2X1, 2X2, 3X2, \text{etc}$

POOR: PARTIAL REJECTOR OF MOST $|m-n| = 1$ SPURS

Fair: PARTIAL REJECTION OF MOST $|m-n| = 1$ SPURS

Spurs bias adjust will suppress some spurs even further.

Good: Potentially rejects all $|m-n| = 1$ spurs

(7) HARMONIC SUPPRESSION: POOR PARTIAL REJECTION OF LO RF EVEN HARMONICS

Fair: PARTIAL REJECTION OF LO RF EVEN HARMONICS

(Bias adjust will suppress some harmonics even further.)

Good: Can reject all LO even harmonics.

Very good: Can reject all LO and RF even harmonics.

(8) INTERCEPT POINT: TYPICAL THIRD ORDER INTERCEPT POINT IS 6 TO 9 dB ABOVE THE LO POWER.

(9) IMAGE FOCUSING: DEFINES WHERE IMAGE SIGNAL ENERGY IS FOCUSED, LO PORT, RF PORT, OR TO INTERNAL TERMINATION. (WHERE THIS IMAGE SIGNAL IS FOCUSED CAN AFFECT MIXER PERFORMANCE IN PHASE AND AMPLITUDE TRACKING SYSTEMS)

+23 dBm

FIGURE 20. PERFORMANCE COMPARISON OF FOUR BASIC MIXER TYPES

The mixer is constructed in the stripline package integrated with a test coupler and the filters. The diodes are then soldered in place on the mixer. The hybrid will interface directly with the two filters feeding the required signals to the mixer. Diode attachment is accomplished through a hole in one side of the stripline package after the package has been bonded. The hole is then filled in after the part has been attached.

Purchased in a quantity of 4000 pieces, Schottky barrier diodes cost approximately \$1.50 each. A single balanced mixer has 10 dB LO to RF isolation inherent in the construction. In order to obtain the required isolation in a single ended mixer, more elaborate frequency selection networks are required.

It is possible to bias this mixer, which would involve the slight added expense of insertion of the bias. This expense is traded for lowered LO drive resulting in lowering the cost of the local oscillator, which is quite significant at 5 GHz, due to the drive requirement being as low as -7.0 dBm.

Microwave Packaging Trade-Offs

Two packaging approaches were considered. The one that was discarded has the RF head separate from the antenna and mounted inside the aircraft in close proximity to the antenna. This design required the installation of two separate packages, plus the antenna in the aircraft and cabling between them. The added loss of the cabling was undesirable. Due to the degradation of performance, the added cost for two installations, and the added cost to the manufacturer and distributors of inventorying two separate units, this approach was deemed unadvisable.

Integration of the antenna with the RF head appears to be the best method of construction for optimization of performance, minimum manufacturing costs and ease of installation.

The integrated configuration shown in Figure 21 in exploded art form has been chosen as the best solution to the problems of performance, manufacturing, and field installation.

The RF head/antenna integrated assembly is composed of an RF subassembly, a bottom enclosure, and a radome. The RF subassembly consists of a stripline assembly with an integral antenna, an amplifier and X2 multiplier on a printed wiring board and an x8 step recovery diode multiplier.

The bottom enclosure contains the connectors to cable the RF head to other units of the system. The radome is a plastic molding that houses all of the components and provides means to attach the RF head to an aircraft. Figure 22 shows the basic concept of the RF head.





FIGURE 21. DETAILED BREAKAWAY DRAWING OF RF HEAD FIGURE

FIGURE 22. MICROWAVE STRIPLINE SUBASSEMBLY



Stripline assembly. - After consideration of various materials for the stripline assembly, 3M products K-6098 Teflon-Glass cloth laminate was initially chosen as the best compromise between material costs and electrical performance. To construct the package, two modes of assembly were analyzed. The first method (Method 1) consists of two copper-clad dielectric boards between two aluminum pressure plates. The sandwich is assembled with rivets or eyelets that are located so that they provide mode suppression and electrical paths, as required, as well as mechanical fastening.

A second method (Method 2) of manufacturing the stripline that eliminates the need for the pressure plates and mechanical fasteners is accomplished by bonding the two dielectric boards together with a bonding film compatible with the dielectric material. After bonding, mode suppression and electrical paths are provided by plating copper through holes in the dielectric boards. The copper plating also covers the edges of the dielectric boards, thus sealing the assembly.

After researching the problem it was determined that Method 2 was not only slightly less expensive to manufacture, but also would provide a package which would provide highly consistent electrical performance from assembly to assembly in a production run, thus reducing rework costs, scrap costs, and testing time, as well as providing high reliability. In addition, Method 1 would require sealing for humidity and (possibly) RF shielding, thereby adding to its cost; Method 2, by means of its construction, would already have these benefits built in.

The stripline package also provides the basic ground plane for the antenna. There exists the possibility of a resonant cavity being formed in the space between the stripline assembly and the connector mounting plate that would be detrimental to optimum performance of the system. This space must, therefore, be shielded. The shielding will be provided by flanging the connector mounting plate up to the stripline assembly thus completing the ground plane of the antenna.

Printed wiring assembly. - The LO and IF amplifiers are of printed wiring construction on a common substrate. There are no stringent electrical requirements imposed on the selection of the substrate material; therefore, the material selection is based upon environmental consideration, processing limitations, and cost.

There are many printed wiring substrate materials from which to choose. These range from the simple inexpensive paper-base phenolics through the exotic fiberglass polyimides, teflon, and silicones. The least expensive paper phenolics are usually hygroscopic and lack good bond strength. The properties of the exotic materials are not required for this application. Therefore, the chosen substrate material is one that provides the bond strength, temperature resistance, and non-absorbency required for use in the uncontrolled environment of the external surface of an aircraft. It also lends itself to manufacturing ease and is relatively inexpensive in production quantity.

Some of the paper and cloth base phenolic and melamine resin material were evaluated along with the epoxy fiberglass materials. Although some of the better

grade paper phenolics were found to be suitable for this application, further investigation disclosed that there is very little difference in cost between these materials and the higher quality glass epoxy represented by Nema Grade G-10.

Most PC manufacturers are very well versed in the processing of G-10, which is universally available. G-10 was chosen because it is the most cost-effective of the materials investigated. The bottom enclosure is a drawn aluminum can that forms an enclosure for the RF subassembly, provides a skirt for the antenna ground plane and supports the three RF interface connectors.

Integrated assembly. - The LO and IF amplifiers are constructed on a printed wiring (PW) board using conventional PC manufacturing techniques and materials. The PW Board is attached to the bottom side of the stripline assembly with swaged standoffs.

Several final assembly methods have been explored. One method uses bosses molded into the plastic housing passing through the stripline assembly and PW Board to the connector mounting plate to accept self tapping screws. The disadvantages of this method are (a) the difficulty of molding bosses without dimpling of the outer surface, (b) the controls required on assembly lines to ensure that the screws are properly installed, and (c) the possibility of untrained personnel removing the hardware and radome and possibly damaging the RF head.

Another method requires tabs on the connector plate can for screws penetrating into the side walls of the housing. This method eliminates the disadvantages of (a) but does not alleviate the problems of (b) and (c). It also has some disadvantages of its own; e.g., the tabs form openings in the skirt which may affect its shielding integrity and make sealing of the unit more difficult.

After consultation with several plastic molding manufacturers, it has been determined that the dimpling problem noted above can readily be overcome by extending the trailing edge of the fin that houses the antenna. Therefore, an assembly technique that makes use of the bosses in the radome but eliminates the need for separate pieces of hardware has been decided upon. The bosses will have a shoulder to position enclosure and have an extrusion protruding through the enclosure which is spin welded to make a tight, strong assembly.

Environmental considerations. - The entire microwave package, when mounted on the aircraft, will be sealed by the elastomeric gasket against the external environment so that the components will be protected from weather. The materials selected will be able to operate satisfactorily in temperatures from approximately -55 to +71 degrees Centigrade under all humidity conditions. The package must withstand constant exposure to sunlight without deterioration and be rugged enough physically to withstand handling during maintenance and cleaning operations on the aircraft.

Throughout the design and construction of this assembly, components and material were individually chosen to withstand the environmental rigors to which the RF head is

subjected. Components such as transistors, capacitors, and resistors, when installed and conformal-coated, will withstand a humid environment. The stripline assembly, by the nature of its construction, is a sealed unit and is able to withstand humidity, temperature, etc., experienced in its end use.

The selection of materials, components, processes and manufacturing techniques employed in the design of the RF head were chosen to enable it to meet the environmental performance of DO 160.

Interface with antenna. - The antenna will be physically mounted to its ground plane and be an integral part of the stripline package. The antenna, of course, will stand above the ground plane. The dielectric material must enclose the antenna portion of the package to provide physical protection without interfering with its operation.

Aircraft interface mechanical considerations. - The prime mechanical interface consideration concerning the selection of the installation position on the aircraft is to select a surface as near to flat as possible in a section on the aircraft which is easily accessible from the inside to simplify making the necessary cable connections. By picking a flat surface, the basic mounting flange shape can be adapted to various aircraft with a simple elastomeric gasket/adapter. The only modification to the aircraft skin will be the drilling of mounting holes for the doubler plate and three circular holes to provide clearance for the connectors.

To install the AEL designed RF head into the aircraft, three holes are required to allow the connectors to pass through the skin. Four mounting holes are required to fasten the RF head to the aircraft structure. A resilient gasket will be provided with the RF head to weather-seal the openings. The gasket will also enable the RF head to conform to slightly curved surfaces. Four #8 screws are required for mounting.

The RF head utilizes a molded radome/housing which completely encloses the microwave package and antenna, and includes a flat mounting flange with holes for the mounting hardware to attach to the aircraft. The housing is a relatively flat teardrop shape with a small cylinder toward the forward end of the housing to provide a radome for the antenna. The entire microwave package with the input connectors and the antenna completely assembled to the metal mounting plate fits into the open face of the housing. Pins on the housing are fit through holes in the mounting plate and the two parts heat-sealed together as a permanent assembly. An elastomeric mounting gasket is considered part of an installation kit to match the shape of the housing flange and to follow the contour of the particular aircraft involved, so that the installed microwave package is sealed to the aircraft outer skin.

AEL has considered several thermoplastic materials for this molded housing which appear to be compatible with the overall requirements, both electrical and mechanical; namely, polyethylene resin, ABS high heat resin, and Noryl phenylene oxide-based resin. Thermosetting resins were not considered because they are more expensive, both in raw material cost and also in unit molding costs.

AEL recommends using the ABS high heat resin, since its properties meet the needs of this requirement and since it is priced somewhat lower than Noryl. ABS high heat resin is being used in large quantities for components in the transportation field, and is therefore regularly processed by molders. Noryl has better thermal properties than ABS, but AEL does not feel the added cost of the final part can justify a higher-temperature-rated material when it is not warranted considering the ambient temperatures. Polyethylene was ruled out because the operating temperature range is too close to the maximum ambient to be worth risking thermal distortion for a relatively small savings in cost.

Environmental integrity. - Since the entire housing and radome assembly is a one-piece molded component, the design provides maximum environmental integrity. The ABS material selected is used in many applications for the transportation industry where severe environmental conditions such as rain, ice, detergents, sun, and temperature extremes must be withstood for a long period of time. In addition, it must withstand physical abuse. Based on these facts, AEL feels the proposed design will provide adequate environmental protection and integrity.

DESCRIPTION OF PROTOTYPE RF HEADS

This section describes the microwave RF heads, as built by AEL.

Bonded Stripline Front End Subassembly

Material. - Assemblies of the microwave bonded stripline front end in both K-6098 GT material and Duroid 5880 were assembled and tested during this development.

The tests of the K-6098 assemblies indicated that the RF filter in each board had a passband that varied by as much as 25 MHz from board-to-board. The source of passband variation from board-to-board was found to be the inconsistency of the dielectric constant in the K-6098 GT material. This inconsistency is highly undesirable, because it could result in a poor yield in production.

The packages of the bonded stripline front end in Duroid 5880 material were also tested and revealed to be highly consistent in all parameters.

The stripline package of K-6098 GT was therefore discarded in favor of using Duroid 5880 material. The tight dielectric control of the Duroid 5880 material ($E_r = 2.2 \pm .04$) will yield consistent performance from board-to-board in production. This represents a variation of about $\pm 1.82\%$ in dielectric constant, which relates to an equivalent frequency shift of $\pm 3.3 \times 10^{-4}$ or about ± 1.68 MHz at C-band. An internal photograph of the stripline assembly is shown in Figure 22.

Stripline circuit performance. - The following results were obtained; using Duroid material:

<u>Results</u>	<u>Goals</u>
RF Bandpass Filter (Figure 22)	
Type = 5 pole, 0.5 dB ripple with 4.6% bandwidth	1.2% min.
Insertion Loss: 3.5 dB, Nom.	3.0 dB
4.93 GHz Rejection: 27 dB	40 dB
L.O. Bandpass Filter	
Type = 4 pole, 0.5 dB ripple with 8.2% bandwidth	1.3% min.
Insertion Loss: 1.5 dB, Nom.	1.5 dB
4.316 GHz Rejection: 37.5 dB	50 dB
5.482 GHz Rejection: 43 dB	50 dB
Test Coupler	
Insertion Loss: 0.21 dB	0.25 dB
Coupling: 21.5 dB	20 dB
Reverse Coupling (Isolation): > 32 dB	30 dB
Input-Output Return Loss: > 24 dB	20 dB
Coupled Port Return Loss: 11 dB	20 dB
Mixer	
LO Input: +2 dBm @ 4.9 GHz	+7 dBm
Conversion Loss: 6.4 dB	7 dB
LO Rejection at RF Port: 4.8 dB	15 dB
2 x 2 Rejection at -30 dBm RF: 57.4 dB	50 dB

These individual components were integrated for processing on a single substrate.

Microwave LO Source

The LO Amplifier Multiplier Assembly consists of a 305 MHz Class A amplifier, a X2 amplifier-multiplier and a X8 multiplier. An integrated assembly schematic diagram is shown in Figure 23.

Performance data for the components of the LO amplifier/multiplier chain is listed in Table 3.

The multiplier and IF circuits operate from a +15V DC supply which is applied to the RF head through the LO input connector. A 306 MHz LO input signal at a level of 0 dBm provided a +2 dBm output signal to the mixer at 4.896 GHz.


The configuration of the PC board design of the LO source and IF amplifier assembly is shown in Figure 24. The material used for the printed circuit board is G-10. The printed circuit board contains components of the 306 MHz Class A amplifier, the amplifier doubler, the X8 multiplier assembly and the IF amplifier. The X8 multiplier which increases the frequency from 612 to 4896 MHz is built as a subassembly solder mounted to the PC board. The X8 multiplier assembly is constructed on a brass plate which provides an improved ground plane. The output resonator is mounted into the ground plane as an integral part of the assembly. The brass assembly type of construction minimizes the ground path inductance in the 4.9 GHz output circuit which could otherwise cause circuit instability and lack of repeatable good electrical performance.

Amplifier-multiplier design details. - The 306 MHz amplifier (Q1) is designed using an NE73432 California Eastern Labs transistor. The transistor is operated in the common emitter, Class A mode of operation. The circuit has a minimum gain of 12 dB over the 304 to 308 MHz frequency range. The circuit is designed to operate at an input power level of 0 ± 3 dBm and has a worst case input VSWR of 1.4:1.

The amplifier was shown schematically in Figure 23. Resistors R3 and R4 provide proper transistor quiescent operating point. Capacitors C11 and C12 provide decoupling for RF chokes L4 and L5. Components C10 and L3 match the transistor input impedance to 50 ohms and C9 provides a DC block at the input. L6 and C13 provide a part of the interstage matching circuit between Q2 and Q3.

The amplifier-doubler (Q3) is designed using a 2N4428 transistor. The circuit provides a minimum of 4 dB gain for a 608 to 616 MHz 2nd harmonic output frequency when the fundamental input is 304 to 308 MHz. The fundamental and third harmonic outputs of the amplifier-doubler are a minimum of 25 dB down from the second harmonic. The minimum input VSWR is 1.2:1.

The amplifier-doubler is also shown schematically in Figure 23. The amplifier section of the circuit operates in the Class C, common emitter mode of operation. The amplifier is capable of providing approximately 11 dB gain at the fundamental with a collector efficiency of 55%. The matching network of L11 and C20 resonate with the



ORIGINAL PAGE IS
OF POOR QUALITY

FIGURE 23. SCHEMATIC DIAGRAM, LO AMP/MULTIPLIER AND IF




FIGURE 23. SCHEMATIC DIAGRAM, LO AMP/MULTIPLIER AND IF

ORIGINAL PAGE IS
OF POOR QUALITY

transistor output impedance at the fundamental frequency and encourage second harmonic generation. The idler circuit of L9 and C19 provide a return path of the 2nd harmonic currents in the transistor input circuit. The components L7 and C16, are part of the interstage matching circuit for Q2 and Q3. Inductance L12 matches the multiplier output impedance to 50 ohms and C21 is a DC blocking capacitor.

TABLE 3. PERFORMANCE DATA FOR COMPONENTS OF THE LO AMPLIFIER MULTIPLIER CHAIN

306 MHZ AMPLIFIER DATA
 $f_{in} = 306 \text{ MHz}$, $V_{cc} = 15 \text{ VOLTS}$

P_{in} (dBm)	P_{out} (dBm)	GAIN (dB)
-3	+10.4	13.4
-2	+11.4	13.4
-1	+13.1	14.1
0	+13.6	13.5
1	+13.7	12.7
2	+14.3	12.3
3	+14.7	11.7

DOUBLER AMPLIFIER DATA

P_{in} (dBm) $(f_{in} = 306 \text{ MHz})$	P_{out} (dBm) $(2 f_{in} = 612 \text{ MHz})$	P_{out} (dBm) $(3 f_{in} = 918 \text{ MHz})$
+10	+14	-8
+11	+15	-8
+12	+16	-7
+13	+17	-5
+14	+18	0

X8 MULTIPLIER CONVERSION LOSS VS. FREQUENCY
 $(P_{in} = 15 \text{ dBm})$


f_{in} (MHz)	f_{out} (MHz)	Conv. [*] loss (dB)	P_{out} $(P_{in} = +15 \text{ dBm})$
608	4864	11.4	+3.6
610	4880	11.1	+3.9
612	4896	10.9	+4.1
614	4912	11.0	+4.0
616	4928	11.1	+3.9

*Conversion loss,
These conversion
loss numbers
include 2 dB of
filter insertion
loss.

The X8 multiplier is designed using an axial lead, glass package step recovery diode. The circuit is designed to operate at an input signal level of +15 dBm. The conversion loss of the multiplier is 8 dB and will provide a +7 dBm output power level at 4.89 GHz with a +15 dBm 612 MHz input signal. The worst case input VSWR of the circuit is 1.7:1.

The X8 multiplier is also shown schematically in Figure 23. The circuits consist of an axial lead, glass package diode mounted across a 4.9 GHz quarter wave stripline resonator (W1). The idler circuit of L15 and C26 are energy storage components which charge the resonator once during each cycle of the input frequency. Components L14 and C25 provide input matching at the fundamental frequency. A bias network is

FIGURE 24. BOARD ASSEMBLY, LO AMP/MULTIPLIER



composed of L13, R10, C23 and C24. C27 couples energy from the transformer W1 into the L.O. bandpass filter. Transformer W1 resonates with the undesirable parasitics of the glass package diode.

Matching instabilities. - Initial integration problems were noted when the X8 multiplier would not stably interface with the amplifier doubler. Investigation showed that there were low level harmonics of the X8 multiplier output present at the input. To overcome the harmonic problem at the lowest cost, a TEE pad consisting of R7, R8 and R9 was installed between the amplifier doubler and X8 multiplier.

Amplifier/multiplier assembly package. - Figures 25 and 26 show the amplifier multiplier assembly, complete with shields and SRD cavity.

Integrated RF Head Packaging

Figure 27 shows the integrated microwave assembly, edge view, showing antenna elements and LO connection.

Figure 28 shows the top view of the cylindrical antenna version of the radome of the RF head.




FIGURE 25. MICROWAVE MULTIPLIER ASSY, TOP VIEW

ORIGINAL PAGE IS
OF POOR QUALITY




FIGURE 26. MICROWAVE MULTIPLIER ASSY, BOTTOM VIEW





FIGURE 27. INTEGRATED MICROWAVE ASSEMBLY

FIGURE 28. TOP VIEW, RF HEAD



ORIGINAL PAGE IS
OF POOR QUALITY

SYNTHESIZER ASSEMBLY

The frequency synthesizer for the Low Cost MLS Receiver has been integrated onto one printed wiring board assembly, consisting of the following individual circuits:

1. Reference Oscillator
2. Loop Phase Detector and Filter
3. VCO and Divide-by-2 Prescaler
4. Mixer/Shaper
5. Divide-by-N Counter
6. Switch Decoder
7. X125 Multiplier

The synthesizer is of the offset type, and the block diagram is shown in Figure 29.

The offset synthesizer is so named due to the 150 MHz offset introduced into the feedback loop. This translation reduces the magnitude of division ($\div N$) required to reach the reference frequency of 9.375 kHz. In this model, N is constrained between 234 and 433 with an input frequency of 2.19375 MHz to 4.059375 MHz. Given these parameters, several choices of components are available to make up the $\div N$ function, such as the single chip programmable divider elements produced by Hughes (HCTP0320P) and RCA (CD4059). In both cases, however, the devices are single source items and can be replaced by multiple packages of conventional TTL elements at lower cost. The single most important advantage of this type synthesizer is the low divide-by-N ratio which results in less DC gain required after the phase detector and improved synthesizer sideband noise performance over models with higher divide-by-N ratios.

The reference oscillator provides 4.8 MHz to a ripple counter which delivers a 9.375 kHz reference to the synthesizer loop phase detector and a 1.2 MHz reference to the 150 MHz phase locked oscillator. The temperature stability of the reference oscillator is nominally 0.00125 percent which is achievable without oven stabilization but will place tighter constraints on the 10.8 MHz LF filtering. The tradeoff factors involved in this choice of stability versus IF bandwidth are presented in the IF/Detectors discussion of this report.

The second local oscillator injection frequency of 150 MHz can be alternately developed in a phase locked loop composed of a MC1648 VCO, MC4044 phase detector, and MC12000 multiplying mixer to offset the 150 MHz VCO to 1.2 MHz for comparison at the phase detector.




FIGURE 29. LCMLS SYNTHESIZER BLOCK DIAGRAM

Synthesizer Circuits

The reference oscillator schematic is included in Figure 30 and uses a 2N3662 in a modified Colpitts circuit with the crystal also serving as a series resonant filter for the output. Temperature tests on this oscillator show ± 10 ppm performance of +65°C to -15°C. The goal established during Task 1 for this parameter was ± 15 ppm. A ripple binary counter U₁ provides 1.2 MHz and 9.875 kHz signals for use in the X125 multiplier and loop phase detector respectively.

Figure 30 also shows the Divide-by-N counter, switch buffers and switch decoding circuitry used to preset the Divide-by-N counter. The divide-by-N counter is made up of three 74LS192 counters which divide the 2-4 MHz input to a 9.875 kHz output. This occurs as N is varied from 234 to 433. The programmed count is derived from the channel select switches which provide a BCD output from 000 to 199. These numbers are offset by 234 in the decoding circuit.

The schematic of the X125 Multiplier is also shown in Figure 30. This multiplier technique was chosen as a cost effective approach to generating the 150 MHz used for the second LO and the synthesizer offset. The multiplier is essentially three linear gain stages with interstage diode clipping to generate harmonics. Because of the linear nature of the stages, alignment is straightforward and fast.

The loop filter schematic is included in Figure 30. Integrated circuit U11 is a J-FET input dual 741 op-amp possessing very low input bias current levels and exceptionally high input impedance. The filter provides a D.C. gain of 120 with the first low pass corner at nominally 50 Hz. The synthesizer output spectrum shows the 9.875 kHz sidebands to be suppressed 60 dB.



The schematic of the VCO and divide-by-2 pre-scaler is included in Figure 30. This circuit is nearly identical to the synthesizer of the Narco DME-190. Capacitors C66 and C67 were added to reduce the sensitivity of the VCO from 12 MHz/volt to 1 MHz/volt and thereby a 20 dB improvement in incidental FM.

The circuit of the mixer/shaper is included in Figure 30. The mixer uses a dual gate FET to translate the 152-154 MHz from the pre-scaler to the 2 to 4 MHz band. The 150 MHz used in translation is the same signal used for the second conversion to 10.8 MHz in the IF. The 2N3662 following the mixer is a saturating amplifier which squares up the mixer output and adjusts the level for the TTL dividers.

Synthesizer Construction

The assembly drawing for the MLS synthesizer is shown in Figure 31. Due to the addition of eggerate shielding; it was decided to place certain resistors on the bottom side of the printed wiring card. This would not be done in production, since it is not compatible with automatic lead insertion and flow soldering hence would require hand soldering of these components.

Figures 32, 33, and 34 show photographs of the synthesizer assembly in enclosed, top and bottom views, respectively.



FOLDOUT FRAME

ORIGINAL PAGE IS
OF POOR QUALITY





FIGURE 30. SCHEMATIC DIAGRAM
SYNTHESIZER



FOLDOUT FRAME






FIGURE 31. BOARD ASSEMBLY, SYNTHESIZER

FIGURE 32. ENCLOSED SYNTHESIZER ASSEMBLY



ORIGINAL PAGE IS
OF POOR QUALITY

FIGURE 33. SYNTHESIZER TOP VIEW






FIGURE 34. SYNTHESIZER BOTTOM VIEW

ORIGINAL PAGE IS
OF POOR QUALITY

IF/DETECTOR SUBASSEMBLY

The IF/Detectors Subassembly consists of a single printed wiring card containing the following circuits:

1. 1st IF Amplifier and Filter
2. 2nd Mixer
3. 2nd IF Amplifier
4. 2nd IF Filter
5. Log IF for Video
6. FM Demodulator for DPSK

One of the fundamental design-to-price trade-offs occurred when considering the effect of LO stability on the 2nd IF filter shape factor. It is necessary to provide about 50 dB of rejection to the adjacent channel at ± 295 kHz from the desired channel; yet, the 3 dB bandwidth must be sufficient to pass the 60 kHz information bandwidth. If the master oscillator, hence receiver tuned frequency, was inaccurate by a tolerance of ± 0.001 percent, for example, then the receiver passband would have been opened by an additional ± 51 kHz (102 kHz) to a total of 162 kHz minimum.

In addition, the 2nd IF filter itself possesses an inherent center frequency tolerance. Since crystal filters are not cost effective at this bandwidth, LC filters were used, with an inherent center frequency tolerance of 0.015 percent at best, or ± 15 kHz, which adds 30 kHz to the required 3 dB bandwidth. Thus the required 3 dB filter bandwidth becomes:

$$\begin{aligned} \text{BW}_{3 \text{ dB}} &= \text{Information BW} + (\text{RF Freq}) (\text{Osc. Tol.}) + \text{IF CF Tol.} \\ &= 60 + 5.0 \times 10^6 (\text{Osc. Tol.}) + 30 (\text{kHz}) \end{aligned}$$

However, the filter shape factor is:

$$SF = \frac{\text{BW}_{50 \text{ dB}}}{\text{BW}_{3 \text{ dB}}} \quad \text{which is therefore inversely proportional to the master oscillator}$$

stability. The cost of a filter in turn, is inversely proportional to the shape factor, according to the relationship described in Figure 35. Similarly, the cost of a crystal is inversely proportional to its tolerance, as also shown. Note the abrupt jump in crystal cost when an oven is required at 0.001 percent tolerance and below.




FIGURE 35. LOW COST MLS LO VERSUS IF FILTER TRADE-OFFS

Therefore, the minimum, hence optimum, total cost for the combination of filter and oscillator crystal, assuming that the possible 1.2 dB reduction in sensitivity due to a wider bandwidth can be temporarily set aside, is in the 0.00120 crystal tolerance/210 kHz filter bandwidth area.

Use of Surface Acoustic Wave (SAW) filters could possibly produce the required wide bandwidth at the 10.8 MHz frequency with better CF tolerance, but are definitely more expensive than LC designs at this time, and are more lossy, hence requiring additional gain stages.

Changes of 2nd IF frequency in order to optimize the filter is not recommended. A higher 2nd IF would not allow crystal filters (25 MHz maximum CF for a fundamental crystal but with about 75 kHz absolute maximum bandwidth) and would also preclude the choice of the CA3089 log IF/demodulator. A lower 2nd IF would create image problems that could only be solved by a more expensive 1st IF filter.

1st IF/2nd Mixer/2nd IF

A dual conversion IF chain was chosen for the MLS receiver since it allows performance requirements to be met with the minimum number of frequency conversions, hence, minimum number of components and cost. The first IF frequency of 160.8 MHz is sufficiently high such that image, spurious and LO signals are separated from the desired

frequencies such that these unwanted responses and emissions may be conveniently rejected by the RF preselector. The second IF frequency is sufficiently low to allow use of a multifunction IF integrated circuit and an LC filter. The ratio of the first to second IF frequencies is approximately 15:1, which is appropriate for rejection of the second image by straightforward first IF filtering. Since the previously listed filtering conditions can be met by the two IF frequencies chosen, a simpler and lower cost design results because fewer LO frequencies must be generated and fewer mixers and filters are required.

The circuitry required for the 1st IF/2nd Mixer/2nd IF was not considered a critical portion of the cost/performance trade-off. This is because this circuitry is not a high cost item and would therefore not be an efficient area of highly concentrated study, and because existing circuits are available which are highly similar and familiar to avionics equipment manufacturers.

The 160.8 MHz First IF schematic diagram is shown in Figure 36 and is composed of two gain stages, a bandpass filter, and a 150 MHz trap. The first gain stage is located in the remote mounted RF head to provide gain and establish the receiver overall noise figure prior to the interconnecting coaxial cable. The active devices are a 2N4416. A 150 MHz trap is included as part of the bandpass filter to preclude feed forward of the 150 MHz second LO into the IF.

The second mixer is an RCA 40821, a dual insulated gate FET. The dual gate FET is a performance choice over bipolar mixers from the standpoint of improved intermodulation products, and superior isolation of the input signal and local oscillator signals. The 40821 will provide the 11 dB conversion gain to 10.8 MHz.

The second IF is composed of a dual gate FET (RCA 40820) and a CA3089 limiter-detector integrated circuit. The CA3089 provides nominally 60 dB of log video output as well as DPSK detection by use of a quadrature detector. The min-max tolerance of log range has not been established for this device by the manufacturer.

The schematic diagram for the IF-Detector portion of the MLS receiver is shown in Figure 36. The 160.8 MHz I.F. pre-amplifier (part of the RF Head Assembly) is shown for clarity of discussion as its design is an integral part of the IF subsystem. The pre-amp and Q1 are both JFET's (2N4416) operating at 160.8 MHz and together provide a noise figure of 3 dB, a gain of 19 dB and a 3 dB bandwidth of 3.5 MHz. Rejection of the second image, occurring at 139.2 MHz in the first IF, is 60 dB. Resistor R₁ provides a 50 ohm terminating impedance for the interface coax cable from the remote RF Head.

Q2 of Figure 36 is a dual gate FET used as the second mixer utilizing the 150 MHz second LO provided by the synthesizer. The narrow band filter embodies the components from C12 through C23. This filter takes advantage of the high input impedance of the dual gate FET Q₃ to operate at a 5K level, ensuring high loaded Q's for the filter. The nominal 3 dB bandwidth is 250 kHz with the adjacent channel nearly 45 dB down. Other filters with steeper skirts can be provided with an increase in cost due in most part to




FIGURE 36. SCHEMATIC DIAGRAM, IF/DETECTOR

tune up labor. Additional IF filtering can be provided which will decrease adjacent channel response prior to limiting by another 15 dB. However, this appears to be of limited value since the IF possesses 80 dB of limiting gain.

It has been determined by AEL that the total receiver adjacent channel rejection is a more important criteria than IF adjacent channel rejection.

In other words, the primary concern is that the receiver's output to the pilot not be a response to an off channel signal. It has been demonstrated that the DPSK processing fails due to high phase distortion when the adjacent signal is operating well down on the slopes of the IF filter, effectively providing about 60 dB of adjacent channel rejection.

Log IF/DPSK Demodulator

Use of the RCA CA3089 IC was proven to be cost effective for the Low Cost MLS Receiver. Considerable testing was performed to verify the performance of this IC.

Several tests of the RCA CA3089 versus temperature were conducted to verify the RCA published performance of the level detector output (meter circuit output). The photographs shown in Figure 37 indicate the level detector output response for a typical elevation format signal; i. e., preamble and data plus "To-Fro" pulses. The meaningful data to be derived from these photographs are the consistency in pulse shapes and the variation in amplitude versus temperature. The amplitude variation, as subsequent tests disclosed, is a variation in the internal semiconductor saturation voltages (due mainly to internal bias shifts) as a function of temperature.

The photographs in Figure 37 show the pulse response of the CA3089 for typical MLS inputs. The pulse input level is approximately -30 dBm, the noise level is -80 dBm; hence, the output represents about 50 dB of dynamic range (roughly 20 dB/volt).

The photographs presented in Figure 38 represent a characterization of the pulse performance of the CA3089 level detector output. Of primary importance are the attack and decay times, which must not produce effective pulse stretching so as to obscure an effective pulse centroid measurement. The two photographs in Figure 38 presented are of a 100 μ second burst and three 25 μ second bursts. The level detector output shown represents 50 dB of range, and shows perhaps a 10 percent pulse stretch at the 50 dB down point. Some of this effect may be due to the pulse modulator used, but that is relatively insignificant. Of prime importance is the peak of the pulse and the -4 dB from peak area. This range is approximately 200 mv, and represents one of the smallest scale divisions. No significant pulse spreading is shown over this region or over at least the first 30 dB, demonstrating that the CA3089 provides an adequately large bandwidth and that no discrepancy exists between the MLS pulse measurements and CW measurements.






FIGURE 37. RCA CA3089 LEVEL DETECTOR OUTPUT VERSUS TEMPERATURE

TOP TRACE: LEVEL DET. OUTPUT
1.0V/DIV. - HORIZ. 100 μ SEC/DIV.
"TO-FRO" PULSE WIDTH 25 μ SEC.



BOTTOM TRACE: "TO" PULSE
100 μ SEC BURST.

TOP TRACE: LEVEL DET. OUTPUT
1.0V/DIV. - HORIZ. 100 μ SEC/DIV.
"TO-FRO" PULSE WIDTH 25 μ SEC.



BOTTOM TRACE: "TO-FRO" R.F.
BURSTS. 100 μ SEC/DIV.

FIGURE 38. RCA CA3089 LEVEL DETECTOR PULSE PERFORMANCE

The performance of the log IF detector is shown in Figure 39, measured at the 160.8 MHz IF input to the receiver and thus not including the front end gain which is about 5 dB. The data points are shown, with a best straight line of about 20 dB/volt.





FIGURE 39. VIDEO OUTPUT VS. SIGNAL INPUT


The departure from this slope is very small, less than $\pm 1/2$ dB over the region from about 15 μ volts to about 5 mv, corresponding to -85 to -40 dBm, which is the most critical range for multipath rejection since this is the IF input voltage corresponding to where acquisition normally will occur. The specification required a ± 2 dB maximum over a 50 dB range beginning at 10 dB above tangential sensitivity.

This variation will have negligible effect on the centroid measurement, since the "To-Fro" pulses are symmetrical and the criteria for accurate measurement is that time is measured at corresponding points on the rise and fall of the pulse.



HOR. SCALE 0.1 MSEC/DIV.


FIGURE 40. DPSK TEST SIGNAL



DISC. — UPPER TRACE
PLL — LOWER TRACE
HOR. SCALE 0.2 MSEC/DIV.
9 DB INPUT S/N


FIGURE 41. DPSK DEMODULATOR OUTPUTS

ORIGINAL PAGE IS
OF POOR QUALITY



DISC. — UPPER TRACE
PLL — LOWER TRACE
HOR. SCALE 0.2 MSEC/DIV.
29 DB INPUT S/N

FIGURE 42. DPSK DEMODULATOR OUTPUTS



DISC. — UPPER TRACE
PLL — LOWER TRACE
HOR. SCALE 20 μ SEC/DIV.
29 DB INPUT S/N

FIGURE 43. DPSK DEMODULATOR OUTPUTS

DPSK Detector

The detection of the DPSK data in the candidate receiver is being performed by means of a quadrature discriminator integral within the CA3089. This is an attractive technique since the circuitry required is also incorporated in the IF subsystem integrated circuit and as such requires no additional circuitry other than a few reactive components. Thus, it provides a cost advantage over alternate approaches such as a phase locked loop which would at least require a voltage controlled oscillator in addition, although it could utilize the phase detector in the CA3089. Satisfactory performance can be obtained from a discriminator as shown in Figures 40 through 43 taken early in the program prior to full receiver implementation. Figure 40 illustrates a typical MLS Barker Code and ID preamble as generated at IF by the AEL MLS signal simulator. The data pattern is 1, 1, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1; that is, a 5-bit Barker Code followed by a 6 bit azimuth ID, plus a trailing 0,1 which is a characteristic of the AEL test generator. The amplitude nulls occurring at the phase transitions are measured to be 44 dB in depth and are representative of the MLS waveshape. Figure 41 illustrates, simultaneously, the output of the circuit used in the MLS receiver and the output of the phase locked loop demodulator previously utilized in the AEL developed Navy MLS receiver. The large transients are the result of the phase/amplitude transitions and contain the desired information. The demodulator input signal to noise ratio is that corresponding to a -94 dBm input signal and a 15 dB receiver noise figure with a 155 kHz bandwidth (the required sensitivity of the Low Cost MLS Receiver). The video bandwidth of both demodulators is 25 kHz. The outputs may be seen to be nearly identical with the major difference being the shape of the transients. Figure 42 illustrates the same two signals with a 20 dB stronger input signal while Figure 43 shows the two signals expanded in time. In all photographs the discriminator and phase locked loop outputs can be seen to be the same.

One shortcoming of this type of DPSK demodulation is that it requires an abrupt phase switching, or "hard" switching. In later sections of this report are evaluations of actual ground transmissions using both "hard" and "soft" switching.

The DPSK demodulator function has been carefully measured, using the entire IF subassembly. The demodulator quieting sensitivity is shown in Figure 44, again not including the front end gain. The IF has 6 dB of quieting at about 4 microvolts (-95 dBm), but is just into hard limiting at that level. The addition of the front end gain of 5 dB minimum would improve this performance to about -100 dBm, if the excess noise figure contribution were not present. Actual DPSK performance, as of this writing, is in the -90 dBm range.

IF FILTERING CIRCUITS

Figure 45 shows the 160.8 MHz 1st frequency response. One of the purposes of this filter is to establish the secondary image rejection. The secondary image frequency is 21.6 MHz below the 160.8 MHz or 139.2 MHz filter center, which is also 21.6 MHz below the receiver tuned frequency. From Figure 45A, it can be seen that the response at 4.3 divisions below center is a little less than 60 dB down. This jitter also provides a rejection of about 35 dB to the residual local oscillator signal, which is 10.8 MHz below the center filter frequency. Figure 45B shows the passband in more detail, and indicates a 1.5 dB peak-to-peak passband ripple, due to the double-tuned nature of this filter.





FIGURE 44. DPSK QUIETING SENSITIVITY

Second IF Stage


Considerable attention has been placed on the 2nd IF filtered stage, due to the significant impact on material cost as a function of filter parameters. It was determined that an LC filter would be more cost effective than a crystal type, and could be accomplished with a three-resonator LC type. The circuit for this filter is composed of C₁₂, C₁₄, C₁₅, C₁₆, C₁₉, C₂₁, C₂₂ and C₂₃ with L₆, L₈ and L₉, all of which were shown in Figure 36. This filter has been designed for easy alignment and low material cost.

Figure 46A shows the 10.8 MHz 2nd IF frequency response at 10 dB/division. The 3 dB bandwidth of this stage is about 225 kHz. The response to a signal in an adjacent channel is -45 dB at -295 kHz and -47 dB at +295 kHz.

Figure 46B shows the stage response at 2 dB/division. The ripple is less than 0.5 dB peak-to-peak.




A) Swept Frequency Response
10 db/div. vertical,
5 MHz/div. horizontal,
160.8 MHz center




B) Swept Frequency Response
2 db/div. vertical,
2 MHz/div. horizontal,
160.8 MHz center

FIGURE 45. RESPONSE OF 160.8 MHZ IF



A) Swept Frequency Response
10 db/div. vertical,
0.1 MHz/div. horizontal,
10.8 MHz center



B) Swept Frequency Response,
2 db/div. vertical,
0.1 MHz/div. horizontal,
10.8 MHz center

FIGURE 46. RESPONSE OF 10.8 MHZ IF

IF/DETECTOR CONSTRUCTION

The top view of the IF/Detector assembly is shown in Figure 47, complete with shielding in place. Figures 48 and 49 show the top and bottom views respectively. Figure 50 is an assembly drawing of the IF/Detector board.





FIGURE 47. IF/DETECTOR ASSEMBLY TOP VIEW

ORIGINAL PAGE IS
OF POOR QUALITY

FIGURE 48. IF/DETECTOR TOP SIDE






FIGURE 49. IF/DETECTOR BOTTOM SIDE




FIGURE 50. BOARD ASSEMBLY, IF/DETECTOR

PROCESSOR ASSEMBLY

The Processor Assembly operates on the detected log video and DPSK output of the IF/Detector Assembly such as to produce course deviation and flag outputs to the CDI display. The Processor Assembly is composed of two circuit areas: the first is an analog preprocessor circuit and the second is a microprocessor oriented digital processing circuit.

Analog Preprocessor

The major functions of the analog preprocessor are to:

- Provide strobe pulses to the real time processor which define the leading and trailing edge of each to-fro pulse
- Discriminate against low to moderate level pulse interference
- Provide sidelobe suppression
- Interface the DPSK demodulator with the microprocessor including clock recovery.

The first three of these functions are performed by a peak detector/charge coupled device (CCD) delay line/comparator circuit which holds the peak level of a received pulse and then compares the level of delayed (via the CCD) version of this pulse with a voltage equal to 4 dB below the peak pulse level. Thus, the output of the comparator consists of pulses equal to the 4 dB width of the received scanning beam. A bidirectional one-shot generates 1 μ sec pulses on the leading and trailing edge of each pulse from the comparator. The generated pulses occur at some time after (the delay through the CCD) the actual received pulses but, since both the "to" and "fro" pulses are subject to the same delay, their separation is preserved. Signals more than 4 dB below the largest signal and occurring after it will provide no output since they will fail to exceed the threshold. Likewise, in the sidelobe region, the SLS pulse will establish a threshold which the sidelobes will fail to exceed. The peak detector is reset prior to the SLS pulses of each function and again at midscan so that a new threshold is set for both "to" and "fro" pulses, thus allowing operation under conditions of propeller modulation where the pulses may differ in amplitude by 6 dB. Use of this peak detector/delay/threshold technique thus economically provides the receiver with adaptive capabilities on a scan by scan basis, enhancing its ability to operate under adverse conditions. While the required time delay could be provided by an LC delay unit, the size of such a network would be prohibitive; thus, the use of the CCD analog delay which, even considering the required clock circuitry, requires a minor amount of space. The remaining analog preprocessor function is that of recovering the data and data clock from the DPSK signal format. Figure 51 shows the block diagram for this signal processing. A dual one-shot (74L123N) and clocked oscillator (NE555) provide the simple, inexpensive, and reliable data decoder.




FIGURE 51. PREPROCESSOR BLOCK DIAGRAM

Dwell gate generator. - The circuit for the Dwell gate generator is included in the Preprocessor schematic of Figure 52.

The log video input is filtered by U4A and applied to both the delay line U6 and as a DPSK squelch enable to U10A.

The CCD device provides a 231 microsec delay to the To-Fro video signal and U4A, B, and C provide the necessary filtering and pulse shaping. The low pass response of this circuit is 3 dB down at 30 KHz. The non-delayed pulse is amplified by U4D and drives the peak detector CR1 and C3. The LM 211 (U5) makes the final level comparison and provides To-Fro dwell gates equal in width to the To-Fro 4 dB pulse width. Q1 provides resetting of the peak detector at mid-scan and prior to the "to" scan.

The clock timing for CCD delay line U6 is supplied by the dual drivers U3A and U3B, both being gated at 400 kHz rate by divider U2. Since the delay line U6 is a 185 section CCD type, 185 cycles at 400 kHz produces a 231 microsecond delay. The input to divider U2 is the 1.6 MHz clock from the synthesizer assembly.

DPSK demodulator. - The circuit for DPSK data and clock recovery is also shown in Figure 52. The bi-directional comparators U9A and U9B provides a clean, constant level data format to U10A which is a 15 μ sec one shot. Integrated circuit U7A triggers and synchronizes the free running NE555 clock. The data clock is further shaped by one shot multivibrator U10B and applied to U7B, U7C for output drive. The recovered data is derived from the Q output of U10A and the 15 kHz data clock from the NE555.


Microprocessor Selection

In selecting a microprocessor for general aviation usage, the important factor is overall processor system cost, which was the principal reason for selecting the MOSTEK 3850 as the primary choice for the low cost MLS system.

Although there are other microprocessors in the same price range with the 3850, the major superior virtue is its I/O structure. Since the address bus has been omitted from the 3850 architecture, 16 lines on both the CPU chip and the ROM chip have been freed to be utilized as I/O lines in the directly addressable I/O structure. This allows the user to service 4 independent 8-bit I/O parts from software and remove the cost of the data bus in the system price.

In any system, the 3850 becomes a leading candidate for the entire spectrum of general aviation equipment, since most general aviation systems must service more than one I/O; i.e., switches, synthesizers, and other I/O's.

A Low Cost MLS microprocessor tradeoff chart is shown in Figure 53. The 3850 microprocessor is an excellent candidate in all respects.



FOLDOUT FRAME

C-2





FIGURE 52. SCHEMATIC DIAGRAM
PREPROCESSOR

MINIMUM PKG/PROC.	SECOND SOURCE	MIN. ORDER	EXTERNAL SUPPORT LOGIC	SYSTEM EXPANSION	SYSTEM COST	NO. OF INSTRUCTIONS IN SET	CYCLE TIME μ SEC
TSM 1000	NO	<u>5K</u>	LARGE	<u>VERY POOR</u>	MED.	43	12.0
SC/MP	YES?	1	MEDIUM	EASY	MED.	46	2.0
6800	NO	1	LARGE	EASY	HI	72	1.0
8080	YES	1	LARGE	EASY	HI	78	2.0
3850	YES	100	LOW	<u>EASY LOST-PARTS</u>	LOW	76/101	2.0
CDP-1802	NO	1	MEDIUM	MEDIUM	MED.	91	2.5
IM6100	YES	1	MEDIUM	MED.	MED.	40+	1.5


FIGURE 53. MICROPROCESSOR TRADE-OFFS FOR THE MLS RECEIVER

Processor Circuitry

The MLS processor schematic is shown in Figure 54. Integrated circuits U12, U13, U30, U31, U32 and U33 provide timing countdown and control from the 1.6 MHz master clock.



FOLDOUT FRAMES



	GND	15	5	+12	-12
BC14910	7	16			
BC14920	8	15			
BC14930	7	16			
BC14940	7	14			
BC14950	8	15			
BC14960	9	16			
BC14970	9	16			
7400B	10	5			
7410B	10	5			
ULN2003	8				
BC14980	4	11			
BC14990	8	15	2		
BC15000	2	13		3	
2000	20	3		6	
3001	10	6		3	
3002	11	20	21	19	
3003	30	40		1	

FIGURE 54. SCHEMATIC DIAGRAM, PROCESSOR

DETAILED PROCESSOR OPERATION

The digital processor assembly can be divided into two functional areas: the Real Time A/D Converter, and the output.

Real Time A/D Converter

The A/D converter consists of counters U17, 18, 19, 20 and 21, supporting Single Shot (SS) U15A, B and clock selection gates U31, 32, and 33.

The principle used in the A/D is that the angle to be determined is divided up into 256 equal parts. This is done by gating a clock to the counter chain U18 and U19, the frequency which will determine the basic resolution of the function/mode. Therefore, the lowest frequency clock (40 kHz) would be in Az search mode when 132° of arc are being searched, and the highest frequency clock (1.6 MHz) is in the EL track mode when full scale meter deflection is only 0.7°.

As an example of the A/D operation assume that the microprocessor has called for the function "Azimuth" by a "high" on its $\phi 00$ output and the search mode by a high on its $\phi 04$ output. This will allow clocks from U31 pin 11 to toggle counters U18 and U19. When a video data signal is received on the dwell gate line, it will enable "AND" gate U33 to clock the pulse width counter U17, and at the same time the dwell pulse leading edge will fire the single shot U15A. The width of the pulse generated by U15A is narrow (less than 1 microsec). This pulse resets the pulse width counter U17 and fires the other half of the dual one shot U15B. U15B is used as an "OR" gate as well as a one shot in that it is also fired at its "A" input by the microprocessor. The output of U15B is used to clock the output state of the counters U18 and U19 into the data latches U20, and U21.

At the end of the "TO" scan the position of the received dwell pulse with respect to the generated search gate is stored in the latches U20, U21. At this time the microprocessor will read its parallel input ports $\phi 10$ thru $\phi 17$. After reading that data (dwell location) it will generate a strobe pulse on port $\phi 03$ which will strobe the contents of the pulse width counter U17 into the parallel inputs of counter U18 and U19.

Next the microprocessor will generate another strobe on port $\phi 03$ that will transfer the data from U18, U19 into the data latches U20, U21 and the microprocessor will read the latched data. The processor now has the location of the leading edge and pulse width of the dwell pulse (the last one only) received during the search gate in the Az function. At the end of the mid scan time period the processor would again generate the same gates and read the data in the same manner with the exception that when the position data was read, the true/complement line of the data latches, pin 2, would be put in the complement mode before that data was read. The reason for this is as follows: if on the "TO" scan the dwell pulse were ten clocks below the 0° position (HEX 7F) the

counter would read HEX 75, on the "FRO" scan the dwell pulse would be 10 clocks above the 0° position or HEX 8A (binary 1000 1010) and if this number is complemented we have HEX 75. This simple routine in reading the data removes the need for complementing and the "FRO", or "UP" data inside the processor.

Output

The output section is made up of an 8 bit D/A converter and a 1 line to 8 line multiplexer with seven operational amps to form a 7 line sample and hold. These are used to drive the meter/autopilot outputs. The D/A converter chip, U25, uses the microprocessor output ports I/O B₀ through B₇ as inputs. This is a commercial D/A chip whose current output at pin 4 is converted to a voltage source by operational amp U27. The output of U27 is then steered to the appropriate sample and hold (S/H) by the multiplexer U26. The multiplexer is addressed by the I/O ports A₀, A₁, A₂ of the microprocessor in the following code.

<u>A₀</u>	<u>A₁</u>	<u>A₂</u>	<u>A₀</u>	<u>A₁</u>	<u>A₂</u>
0	0	0 AZ Com	0	0	1 EL
1	0	0 AZ	1	0	1 EL Flag
0	1	0 AZ Flag	0	1	1 G/S Warning Lamp
1	1	0 EL Com.	1	1	1 Not used

The ident bit which controls the station identification tone is I/O A₃.

All outputs conform to the low level requirement of DO-132.

Processor Software

During the development, particular effort was expended on optimizing the Data Word identification subroutines and the confidence subroutines. A software flow chart is shown in Figure 55, followed by the complete software listing. The octal designations placed at the upper left hand corner of each software action block refers to the listing number. Comments to the MOSTEK 3850 assembly language are shown on the right of the listing.

A more detailed description of the microprocessor routines is as follows:

Initialization

This part of the program clears all averaging registers, ensures that the flags are displayed, and clears confidence counters.

Read DPSK Data Barker Code?

Here, both the DPSK data and clocks are read, the data is shifted right in an internal register and compared with the known bit pattern for the Barker code until it is recognized. After the Barker code is recognized, the DPSK bit pattern is compared with the four stored function identifications (azimuth,

elevation, data word 1 and 2). If a function identification is recognized and parity is correct, the appropriate action is taken by the microprocessor. If the identification is not recognized, the processor goes back to its task of servicing the outputs and reading DPSK.

Identify Function

Azimuth
Read Morse Code
Check if Search or Track

Here, if the ID and parity are recognized, the proper action will be taken by the microprocessor; this includes: 1. Basic Data Word 1, bits I₂₀ and I₂₁ = 00 Flag Azimuth Function; 2. Basic Data Word 2, bits I₂₇ and I₂₈ = 00 Flag Elevation Function; 3. Elevation and Azimuth Functions are similar but only Azimuth is discussed in this example.

If the Azimuth ID is recognized, the processor continues to count DPSK clocks and data and uses bit I₁₂ for Facility Identification, and on Clock 37 enables the Azimuth gate to allow the azimuth clocking. The Morse code is then read and the Morse code set to its proper state. The azimuth clocking has two modes: Search (wide scan) and Track (narrow scan). In the Search Mode the entire scan is covered by the 8-bit counter or 132°/256 bit or $\approx 0.5^\circ$ bit. In Search Mode, if it is found that the To-Fro pulses are in the center 1/3 locations the processor will go into the Track Mode. In the Track Mode the gate is enabled only in the center 1/3 of the scanning period and the clock enable is 5 times the frequency of the search clock or now 44/256 or $\approx 0.17^\circ/\text{Bit}$ accuracy.

The sequence of events in the program are as follows:

Begin TO scan. Enable gate if in Search Mode.

Enable gate if in Track Mode.

Inhibit Track gate.

End TO scan, inhibit Search gate.

- 1) read data latch
- 2) strobe pulse width center in data, etc.
- 3) strobe data center (pulse width) into data latch
- 4) read pulse width
- 5) reset counters and CCD memory

Start FRO scan enable gate if in Search Mode.

Enable gate in Track Mode.

Inhibit gate in Track Mode.

Inhibit gate in Search Mode end FRO scan

- 1) read data latch
- 2) strobe pulse width center into data center
- 3) strobe pulse width into data latch
- 4) read pulse width
- 5) reset counters and CCD memory

Pulse Width Test

TO and FRO. If the pulse width passes the test, (not too wide or narrow) the next test is performed. If the pulse width test failed, the confidence center is decremented and the processor searches for a new Barker code.

Colocation Test

The position of the TO pulse is checked against the position of the FRO pulse to ensure colocation. If yes, the next sequence is performed. If no, the program returns on the same line as a failure of pulse width.

Confidence Subroutine

If the preceding test has been passed, the confidence center is incremented and if enough confidence has been established the flag is listed.

Average Routine

The average and output portion of the program performs a running average of 8 data and 8 pulse width readings. The averaging increases the basic resolution of the data by a factor of 8, therefore, the azimuth data resolution is $0.17^\circ/8 = 0.02^\circ$. The data is outputed to an 8 bit D/A which has 2 times full scale drive output, since full scale is $\pm 2.5^\circ$. 2X is 10° total and $10^\circ/200 = 0.05^\circ/\text{bit}$.

PROCESSOR CONSTRUCTION

Figures 56 and 57 respectively show the top and bottom views of the processor assembly. Figure 58 shows the assembly drawing.

In figure 56, the analog components are associated with the preprocessor and occupy the bottom and lower left portion. The large packaged microprocessor and memory portions of the processor occupy the right hand side.

The processor utilizes 1024 bytes of memory.

FIGURE 55. LCMLS PROCESSOR FLOW CHART




FIGURE 55. LCMLS PROCESSOR FLOW CHART

PROGRAM LISTING

ORG H 0000
 • MICROWAVE LANDING SYSTEM
 • ASSEMBLED 18-30-77
 •
 • THE INITIALIZATION ROUTINE, UPON UNIT TURN ON AND
 • UNIT CHANNEL CHANGES, DISABLES ALL INTERRUPTS AND
 • CLEARS ALL SCALAR REGISTER; SETS ADDRESS
 • OF THE DECK CLOCK SEARCH ROUTINE INTO FG1, FG2, FG3
 • AND LOADS INITIAL LOCATION OF THE AVERAGING
 • ROUTINE AT AND EL STACK POINTERS.
 INIT DI *INITIALIZATION INTERRUPTS ARE
 0000 0001 1A LJ H 0F DISABLED; ALL SCALAR REGIS
 0000 0003 20 3F LP 0,0 0,0 VERS ARE CLEARED.
 0010 0004 40 CLR LP A,0 H 0F LOADED INTO YES 0
 0011 0005 0B CLR 12AF1A THIS BECOMES SCALAR ADDRESS, AND
 0012 0006 70 CLR LP D,0 IS PART OF A WORD THAT DECREMENT
 0013 0007 7C LP D,0 PEG ZERO THIS SWAPPING CAR-
 0014 0008 20 LP D,0 POINTER LOCATION EACH ADDRESS
 0015 0009 94 FB BIC CLR H 00 FORT ZERO OF CPU IS CLEARED
 0016 000E 80 OUTS H 00 THE AVERAGING ROUTINE AZIMUTH
 0017 000F 64 LISU H 04 STACK POINTER IS STORED AT PEG 0
 0018 000D 68 LISL H 00 FG1, FG2, FG3, FG4, FG5
 0019 000E 50 1B LI H 1B 0,0 POINTING TO STORAGE AREA
 001A 0010 5C LP D,0 STARTING AT D 30 + H 1B.
 001B 0011 67 LISU H 02 THE ELEVATION POINTER IS STORED
 001C 0012 20 20 LI H 30 IN PEG 0 D 2, AND IT POINTS TO
 001D 0014 5C LP D,0 STORAGE AREA STARTING AT D 60.
 001E 0015 20 1D LI FGH, FGJ IS A SUBROUTINE THAT
 001F 0017 05 LP FLIR READS THE DECK CLOCK TILL IT
 0020 0018 20 00 LI SCHI CHANGES FROM FG1 TO FG5 AT
 0021 0019 04 LP FU-A WHICH POINT IT READING DATA
 0022 001B 20 29 LP SERV ROUTINE CYCLED IN FG1 FG REG
 •
 • THE DECK CLOCK SEARCH SUBROUTINE MONITOR DECK
 • CLOCK (PART OF BIT 7 FG1) TELL IT GOES NEG
 • AT WHICH TIME IT READS THE DECK DATA (PORT 0).
 • BIT AT THIS DATA IS STORED IN PEG 0 DATA
 • CLEAR THEN BE READ IN A BIT CHAIN.
 •
 0023 001D 00 SCHI IN H 0A INITIALIZATION TO FG COMMAND
 0024 001E 91 FE BH SCH CALLS THIS ROUTINE
 0025 0020 19 CL 1 PORT 0 BIT 7 CONNECTS TO DECK
 0026 0021 31 05 PP ONE 0,0 A BIT TO DECK DATA 1 FOR DUTY
 0027 0025 40 LP A,0 IT IS LONGER THAN ONE + ONEEN TAKEN
 0028 0024 12 CL 1 IT DECODED TIME FOR RETURN
 0029 0026 40 LP HIA IT LONG ENOUGH TO NOT FETCH
 0030 0026 10 FOR DATA DURING HIS DUTY. AT SAME TIME IN
 0031 0027 00 DNE LP A,0 DATA 11 READ AND STORED IN
 0032 0028 10 CL 1 PORT 0 IN FG2 ZERO IF LOW IT
 0033 0029 1F INC 1 INPUT A ZERO IS STORED IF HIGH IT
 0034 002A 20 LP A,0 IF A HIGH A ZERO IS STORED
 0035 002B 10 FOR DATA 11 ENTERED AT LG 000027 IN
 •
 • THE IDENT POINTING IS ENTERED AFTER A PARKER CODE
 • EXECUTE IT, FOUND IT, IT SEARCHES FOR AND IDENTIFIES
 • FUNCTION WORD FOR FG1, FG2, FG3, FG4, AND DATA TWO
 IDENT FF
 • AFTER PARKER CODE IS FOUND
 PK FOUR DECK ARE DETECTED
 0036 002C 00 PK AND DECK 12 CONTENTS OF PEG
 0037 002E 00 PK ZERO DECK DATA 11 CHECKED FOR
 0038 002F 00 PK THE FOUR MSB OF THE IDENT INCLUDED
 0039 0030 40 LP A,0 THE LAST TWO LD OF FG1 FG2 FG3 FG4
 0040 0031 05 01 FI H 00 THE FG1 FG2 FG3 FG4 IDENT
 0041 0032 24 10 BS ACMT LD OF FG1 FG2 FG3 FG4
 0042 0033 40 LP A,0 FG1 FG2 FG3 FG4 IDENT
 0043 0034 25 00 CI H 00 FG1 FG2 FG3 FG4 IDENT
 0044 0035 24 0F BY ELV FG1 FG2 FG3 FG4 IDENT
 0045 0036 00 FF H 00 FG1 FG2 FG3 FG4 IDENT
 0046 0037 24 00 LP A,0 FG1 FG2 FG3 FG4 IDENT
 0047 0038 24 00 CI H 00 FG1 FG2 FG3 FG4 IDENT
 0048 0039 24 00 BS DAT1 FG1 FG2 FG3 FG4 IDENT
 0049 003A 24 00 LR A,0 FG1 FG2 FG3 FG4 IDENT
 0050 003B 24 00 CI H 00 FG1 FG2 FG3 FG4 IDENT
 0051 003C 24 00 BS DATA FG1 FG2 FG3 FG4 IDENT
 0052 003D 24 00 FE RST1 FG1 FG2 FG3 FG4 IDENT
 0053 003E 24 00 FE RLY1 FG1 FG2 FG3 FG4 IDENT
 0054 003F 24 01 JNP RST1 FG1 FG2 FG3 FG4 IDENT
 0055 0040 24 01 JNP RST2 FG1 FG2 FG3 FG4 IDENT
 0056 0041 24 01 JNP RST3 FG1 FG2 FG3 FG4 IDENT
 0057 0042 24 01 JNP RST4 FG1 FG2 FG3 FG4 IDENT
 0058 0043 24 01 JNP RST5 FG1 FG2 FG3 FG4 IDENT
 0059 0044 24 01 JNP RST6 FG1 FG2 FG3 FG4 IDENT
 0060 0045 24 01 JNP RST7 FG1 FG2 FG3 FG4 IDENT
 0061 0046 24 01 JNP RST8 FG1 FG2 FG3 FG4 IDENT
 0062 0047 24 01 JNP RST9 FG1 FG2 FG3 FG4 IDENT
 0063 0048 24 01 JNP RST10 FG1 FG2 FG3 FG4 IDENT
 0064 0049 24 01 JNP RST11 FG1 FG2 FG3 FG4 IDENT
 0065 004A 24 01 JNP RST12 FG1 FG2 FG3 FG4 IDENT
 0066 004B 24 01 JNP RST13 FG1 FG2 FG3 FG4 IDENT
 0067 004C 24 01 JNP RST14 FG1 FG2 FG3 FG4 IDENT
 0068 004D 24 01 JNP RST15 FG1 FG2 FG3 FG4 IDENT
 0069 004E 24 01 JNP RST16 FG1 FG2 FG3 FG4 IDENT
 0070 004F 24 01 JNP RST17 FG1 FG2 FG3 FG4 IDENT
 0071 0050 24 01 JNP RST18 FG1 FG2 FG3 FG4 IDENT
 0072 0051 24 01 JNP RST19 FG1 FG2 FG3 FG4 IDENT
 0073 0052 24 01 JNP RST20 FG1 FG2 FG3 FG4 IDENT
 0074 0053 24 01 JNP RST21 FG1 FG2 FG3 FG4 IDENT
 0075 0054 24 01 JNP RST22 FG1 FG2 FG3 FG4 IDENT
 0076 0055 24 01 JNP RST23 FG1 FG2 FG3 FG4 IDENT
 0077 0056 24 01 JNP RST24 FG1 FG2 FG3 FG4 IDENT
 0078 0057 24 01 JNP RST25 FG1 FG2 FG3 FG4 IDENT
 0079 0058 24 01 JNP RST26 FG1 FG2 FG3 FG4 IDENT
 0080 0059 24 01 JNP RST27 FG1 FG2 FG3 FG4 IDENT
 0081 005A 24 01 JNP RST28 FG1 FG2 FG3 FG4 IDENT
 0082 005B 24 01 JNP RST29 FG1 FG2 FG3 FG4 IDENT
 0083 005C 24 01 JNP RST30 FG1 FG2 FG3 FG4 IDENT
 0084 005D 24 01 JNP RST31 FG1 FG2 FG3 FG4 IDENT
 0085 005E 24 01 JNP RST32 FG1 FG2 FG3 FG4 IDENT
 0086 005F 24 01 JNP RST33 FG1 FG2 FG3 FG4 IDENT
 0087 0060 24 01 JNP RST34 FG1 FG2 FG3 FG4 IDENT
 0088 0061 24 01 JNP RST35 FG1 FG2 FG3 FG4 IDENT
 0089 0062 24 01 JNP RST36 FG1 FG2 FG3 FG4 IDENT
 0090 0063 24 01 JNP RST37 FG1 FG2 FG3 FG4 IDENT
 0091 0064 24 01 JNP RST38 FG1 FG2 FG3 FG4 IDENT
 0092 0065 24 01 JNP RST39 FG1 FG2 FG3 FG4 IDENT
 0093 0066 24 01 JNP RST40 FG1 FG2 FG3 FG4 IDENT
 0094 0067 24 01 JNP RST41 FG1 FG2 FG3 FG4 IDENT
 0095 0068 24 01 JNP RST42 FG1 FG2 FG3 FG4 IDENT
 0096 0069 24 01 JNP RST43 FG1 FG2 FG3 FG4 IDENT
 0097 006A 24 01 JNP RST44 FG1 FG2 FG3 FG4 IDENT
 0098 006B 24 01 JNP RST45 FG1 FG2 FG3 FG4 IDENT
 0099 006C 24 01 JNP RST46 FG1 FG2 FG3 FG4 IDENT
 0100 006D 24 01 JNP RST47 FG1 FG2 FG3 FG4 IDENT
 0101 006E 24 01 JNP RST48 FG1 FG2 FG3 FG4 IDENT
 0102 006F 24 01 JNP RST49 FG1 FG2 FG3 FG4 IDENT
 0103 0070 24 01 JNP RST50 FG1 FG2 FG3 FG4 IDENT
 0104 0071 24 01 JNP RST51 FG1 FG2 FG3 FG4 IDENT
 0105 0072 24 01 JNP RST52 FG1 FG2 FG3 FG4 IDENT
 0106 0073 24 01 JNP RST53 FG1 FG2 FG3 FG4 IDENT
 0107 0074 24 01 JNP RST54 FG1 FG2 FG3 FG4 IDENT
 0108 0075 24 01 JNP RST55 FG1 FG2 FG3 FG4 IDENT
 0109 0076 24 01 JNP RST56 FG1 FG2 FG3 FG4 IDENT
 0110 0077 24 01 JNP RST57 FG1 FG2 FG3 FG4 IDENT
 0111 0078 24 01 JNP RST58 FG1 FG2 FG3 FG4 IDENT
 0112 0079 24 01 JNP RST59 FG1 FG2 FG3 FG4 IDENT
 0113 007A 24 01 JNP RST60 FG1 FG2 FG3 FG4 IDENT
 0114 007B 24 01 JNP RST61 FG1 FG2 FG3 FG4 IDENT
 0115 007C 24 01 JNP RST62 FG1 FG2 FG3 FG4 IDENT
 0116 007D 24 01 JNP RST63 FG1 FG2 FG3 FG4 IDENT
 0117 007E 24 01 JNP RST64 FG1 FG2 FG3 FG4 IDENT
 0118 007F 24 01 JNP RST65 FG1 FG2 FG3 FG4 IDENT
 0119 0080 24 01 JNP RST66 FG1 FG2 FG3 FG4 IDENT
 0120 0081 24 01 JNP RST67 FG1 FG2 FG3 FG4 IDENT
 0121 0082 24 01 JNP RST68 FG1 FG2 FG3 FG4 IDENT
 0122 0083 24 01 JNP RST69 FG1 FG2 FG3 FG4 IDENT
 0123 0084 24 01 JNP RST70 FG1 FG2 FG3 FG4 IDENT
 0124 0085 24 01 JNP RST71 FG1 FG2 FG3 FG4 IDENT
 0125 0086 24 01 JNP RST72 FG1 FG2 FG3 FG4 IDENT
 0126 0087 24 01 JNP RST73 FG1 FG2 FG3 FG4 IDENT
 0127 0088 24 01 JNP RST74 FG1 FG2 FG3 FG4 IDENT
 0128 0089 24 01 JNP RST75 FG1 FG2 FG3 FG4 IDENT
 0129 008A 24 01 JNP RST76 FG1 FG2 FG3 FG4 IDENT
 0130 008B 24 01 JNP RST77 FG1 FG2 FG3 FG4 IDENT
 0131 008C 24 01 JNP RST78 FG1 FG2 FG3 FG4 IDENT
 0132 008D 24 01 JNP RST79 FG1 FG2 FG3 FG4 IDENT
 0133 008E 24 01 JNP RST80 FG1 FG2 FG3 FG4 IDENT
 0134 008F 24 01 JNP RST81 FG1 FG2 FG3 FG4 IDENT
 0135 0090 24 01 JNP RST82 FG1 FG2 FG3 FG4 IDENT
 0136 0091 24 01 JNP RST83 FG1 FG2 FG3 FG4 IDENT
 0137 0092 24 01 JNP RST84 FG1 FG2 FG3 FG4 IDENT
 0138 0093 24 01 JNP RST85 FG1 FG2 FG3 FG4 IDENT
 0139 0094 24 01 JNP RST86 FG1 FG2 FG3 FG4 IDENT
 0140 0095 24 01 JNP RST87 FG1 FG2 FG3 FG4 IDENT
 0141 0096 24 01 JNP RST88 FG1 FG2 FG3 FG4 IDENT
 0142 0097 24 01 JNP RST89 FG1 FG2 FG3 FG4 IDENT
 0143 0098 24 01 JNP RST90 FG1 FG2 FG3 FG4 IDENT
 0144 0099 24 01 JNP RST91 FG1 FG2 FG3 FG4 IDENT
 0145 009A 24 01 JNP RST92 FG1 FG2 FG3 FG4 IDENT
 0146 009B 24 01 JNP RST93 FG1 FG2 FG3 FG4 IDENT
 0147 009C 24 01 JNP RST94 FG1 FG2 FG3 FG4 IDENT
 0148 009D 24 01 JNP RST95 FG1 FG2 FG3 FG4 IDENT
 0149 009E 24 01 JNP RST96 FG1 FG2 FG3 FG4 IDENT
 0150 009F 24 01 JNP RST97 FG1 FG2 FG3 FG4 IDENT
 0151 00A0 24 01 JNP RST98 FG1 FG2 FG3 FG4 IDENT
 0152 00A1 24 01 JNP RST99 FG1 FG2 FG3 FG4 IDENT
 0153 00A2 24 01 JNP RST100 FG1 FG2 FG3 FG4 IDENT
 0154 00A3 24 01 JNP RST101 FG1 FG2 FG3 FG4 IDENT
 0155 00A4 24 01 JNP RST102 FG1 FG2 FG3 FG4 IDENT
 0156 00A5 24 01 JNP RST103 FG1 FG2 FG3 FG4 IDENT
 0157 00A6 24 01 JNP RST104 FG1 FG2 FG3 FG4 IDENT
 0158 00A7 24 01 JNP RST105 FG1 FG2 FG3 FG4 IDENT
 0159 00A8 24 01 JNP RST106 FG1 FG2 FG3 FG4 IDENT
 0160 00A9 24 01 JNP RST107 FG1 FG2 FG3 FG4 IDENT
 0161 00AA 24 01 JNP RST108 FG1 FG2 FG3 FG4 IDENT
 0162 00AB 24 01 JNP RST109 FG1 FG2 FG3 FG4 IDENT
 0163 00AC 24 01 JNP RST110 FG1 FG2 FG3 FG4 IDENT
 0164 00AD 24 01 JNP RST111 FG1 FG2 FG3 FG4 IDENT
 0165 00AE 24 01 JNP RST112 FG1 FG2 FG3 FG4 IDENT
 0166 00AF 24 01 JNP RST113 FG1 FG2 FG3 FG4 IDENT
 0167 00B0 24 01 JNP RST114 FG1 FG2 FG3 FG4 IDENT
 0168 00B1 24 01 JNP RST115 FG1 FG2 FG3 FG4 IDENT
 0169 00B2 24 01 JNP RST116 FG1 FG2 FG3 FG4 IDENT
 0170 00B3 24 01 JNP RST117 FG1 FG2 FG3 FG4 IDENT
 0171 00B4 24 01 JNP RST118 FG1 FG2 FG3 FG4 IDENT
 0172 00B5 24 01 JNP RST119 FG1 FG2 FG3 FG4 IDENT
 0173 00B6 24 01 JNP RST120 FG1 FG2 FG3 FG4 IDENT
 0174 00B7 24 01 JNP RST121 FG1 FG2 FG3 FG4 IDENT
 0175 00B8 24 01 JNP RST122 FG1 FG2 FG3 FG4 IDENT
 0176 00B9 24 01 JNP RST123 FG1 FG2 FG3 FG4 IDENT
 0177 00BA 24 01 JNP RST124 FG1 FG2 FG3 FG4 IDENT
 0178 00BB 24 01 JNP RST125 FG1 FG2 FG3 FG4 IDENT
 0179 00BC 24 01 JNP RST126 FG1 FG2 FG3 FG4 IDENT
 0180 00BD 24 01 JNP RST127 FG1 FG2 FG3 FG4 IDENT
 0181 00BE 24 01 JNP RST128 FG1 FG2 FG3 FG4 IDENT
 0182 00BF 24 01 JNP RST129 FG1 FG2 FG3 FG4 IDENT
 0183 00C0 24 01 JNP RST130 FG1 FG2 FG3 FG4 IDENT
 0184 00C1 24 01 JNP RST131 FG1 FG2 FG3 FG4 IDENT
 0185 00C2 24 01 JNP RST132 FG1 FG2 FG3 FG4 IDENT
 0186 00C3 24 01 JNP RST133 FG1 FG2 FG3 FG4 IDENT
 0187 00C4 24 01 JNP RST134 FG1 FG2 FG3 FG4 IDENT
 0188 00C5 24 01 JNP RST135 FG1 FG2 FG3 FG4 IDENT
 0189 00C6 24 01 JNP RST136 FG1 FG2 FG3 FG4 IDENT
 0190 00C7 24 01 JNP RST137 FG1 FG2 FG3 FG4 IDENT
 0191 00C8 24 01 JNP RST138 FG1 FG2 FG3 FG4 IDENT
 0192 00C9 24 01 JNP RST139 FG1 FG2 FG3 FG4 IDENT
 0193 00CA 24 01 JNP RST140 FG1 FG2 FG3 FG4 IDENT
 0194 00CB 24 01 JNP RST141 FG1 FG2 FG3 FG4 IDENT
 0195 00CD 24 01 JNP RST142 FG1 FG2 FG3 FG4 IDENT
 0196 00CE 24 01 JNP RST143 FG1 FG2 FG3 FG4 IDENT
 0197 00CF 24 01 JNP RST144 FG1 FG2 FG3 FG4 IDENT
 0198 00D0 24 01 JNP RST145 FG1 FG2 FG3 FG4 IDENT
 0199 00D1 24 01 JNP RST146 FG1 FG2 FG3 FG4 IDENT
 0200 00D2 24 01 JNP RST147 FG1 FG2 FG3 FG4 IDENT
 0201 00D3 24 01 JNP RST148 FG1 FG2 FG3 FG4 IDENT
 0202 00D4 24 01 JNP RST149 FG1 FG2 FG3 FG4 IDENT
 0203 00D5 24 01 JNP RST150 FG1 FG2 FG3 FG4 IDENT
 0204 00D6 24 01 JNP RST151 FG1 FG2 FG3 FG4 IDENT
 0205 00D7 24 01 JNP RST152 FG1 FG2 FG3 FG4 IDENT
 0206 00D8 24 01 JNP RST153 FG1 FG2 FG3 FG4 IDENT
 0207 00D9 24 01 JNP RST154 FG1 FG2 FG3 FG4 IDENT
 0208 00DA 24 01 JNP RST155 FG1 FG2 FG3 FG4 IDENT
 0209 00DB 24 01 JNP RST156 FG1 FG2 FG3 FG4 IDENT
 0210 00DC 24 01 JNP RST157 FG1 FG2 FG3 FG4 IDENT
 0211 00DD 24 01 JNP RST158 FG1 FG2 FG3 FG4 IDENT
 0212 00DE 24 01 JNP RST159 FG1 FG2 FG3 FG4 IDENT
 0213 00DF 24 01 JNP RST160 FG1 FG2 FG3 FG4 IDENT
 0214 00E0 24 01 JNP RST161 FG1 FG2 FG3 FG4 IDENT
 0215 00E1 24 01 JNP RST162 FG1 FG2 FG3 FG4 IDENT
 0216 00E2 24 01 JNP RST163 FG1 FG2 FG3 FG4 IDENT
 0217 00E3 24 01 JNP RST164 FG1 FG2 FG3 FG4 IDENT
 0218 00E4 24 01 JNP RST165 FG1 FG2 FG3 FG4 IDENT
 0219 00E5 24 01 JNP RST166 FG1 FG2 FG3 FG4 IDENT
 0220 00E6 24 01 JNP RST167 FG1 FG2 FG3 FG4 IDENT
 0221 00E7 24 01 JNP RST168 FG1 FG2 FG3 FG4 IDENT
 0222 00E8 24 01 JNP RST169 FG1 FG2 FG3 FG4 IDENT
 0223 00E9 24 01 JNP RST170 FG1 FG2 FG3 FG4 IDENT
 0224 00EA 24 01 JNP RST171 FG1 FG2 FG3 FG4 IDENT
 0225 00EB 24 01 JNP RST172 FG1 FG2 FG3 FG4 IDENT
 0226 00EC 24 01 JNP RST173 FG1 FG2 FG3 FG4 IDENT
 0227 00ED 24 01 JNP RST174 FG1 FG2 FG3 FG4 IDENT
 0228 00EE 24 01 JNP RST175 FG1 FG2 FG3 FG4 IDENT
 0229 00EF 24 01 JNP RST176 FG1 FG2 FG3 FG4 IDENT
 0230 00F0 24 01 JNP RST177 FG1 FG2 FG3 FG4 IDENT
 0231 00F1 24 01 JNP RST178 FG1 FG2 FG3 FG4 IDENT
 0232 00F2 24 01 JNP RST179 FG1 FG2 FG3 FG4 IDENT
 0233 00F3 24 01 JNP RST180 FG1 FG2 FG3 FG4 IDENT
 0234 00F4 24 01 JNP RST181 FG1 FG2 FG3 FG4 IDENT
 0235 00F5 24 01 JNP RST182 FG1 FG2 FG3 FG4 IDENT
 0236 00F6 24 01 JNP RST183 FG1 FG2 FG3 FG4 IDENT
 0237 00F7 24 01 JNP RST184 FG1 FG2 FG3 FG4 IDENT
 0238 00F8 24 01 JNP RST185 FG1 FG2 FG3 FG4 IDENT
 0239 00F9 24 01 JNP RST186 FG1 FG2 FG3 FG4 IDENT
 0240 00FA 24 01 JNP RST187 FG1 FG2 FG3 FG4 IDENT
 0241 00FB 24 01 JNP RST188 FG1 FG2 FG3 FG4 IDENT
 0242 00FC 24 01 JNP RST189 FG1 FG2 FG3 FG4 IDENT
 0243 00FD 24 01 JNP RST190 FG1 FG2 FG3 FG4 IDENT
 0244 00FE 24 01 JNP RST191 FG1 FG2 FG3 FG4 IDENT
 0245 00FF 24 01 JNP RST192 FG1 FG2 FG3 FG4 IDENT
 0246 0000 24 01 JNP RST193 FG1 FG2 FG3 FG4 IDENT
 0247 0001 24 01 JNP RST194 FG1 FG2 FG3 FG4 IDENT
 0248 0002 24 01 JNP RST195 FG1 FG2 FG3 FG4 IDENT
 0249 0003 24 01 JNP RST196 FG1 FG2 FG3 FG4 IDENT
 0250 0004 24 01 JNP RST197 FG1 FG2 FG3 FG4 IDENT
 0251 0005 24 01 JNP RST198 FG1 FG2 FG3 FG4 IDENT
 0252 0006 24 01 JNP RST199 FG1 FG2 FG3 FG4 IDENT
 0253 0007 24 01 JNP RST200 FG1 FG2 FG3 FG4 IDENT
 0254 0008 24 01 JNP RST201 FG1 FG2 FG3 FG4 IDENT
 0255 0009 24 01 JNP RST202 FG1 FG2 FG3 FG4 IDENT
 0256 000A 24 01 JNP RST203 FG1 FG2 FG3 FG4 IDENT
 0257 000B 24 01 JNP RST204 FG1 FG2 FG3 FG4 IDENT
 0258 000C 24 01 JNP RST205 FG1 FG2 FG3 FG4 IDENT
 0259 000D 24 01 JNP RST206 FG1 FG2 FG3 FG4 IDENT
 0260 000E 24 01 JNP RST207 FG1 FG2 FG3 FG4 IDENT
 0261 000F 24 01 JNP RST208 FG1 FG2 FG3 FG4 IDENT
 0262 0010 24 01 JNP RST209 FG1 FG2 FG3 FG4 IDENT
 0263 0011 24 01 JNP RST210 FG1 FG2 FG3 FG4 IDENT
 0264 0012 24 01 JNP RST211 FG1 FG2 FG3 FG4 IDENT
 0265 0013 24 01 JNP RST212 FG1 FG2 FG3 FG4 IDENT
 0266 0014 24 01 JNP RST213 FG1 FG2 FG3 FG4 IDENT
 0267 0015 24 01 JNP RST214 FG1 FG2 FG3 FG4 IDENT
 0268 0016 24 01 JNP RST215 FG1 FG2 FG3 FG4 IDENT
 0269 0017 24 01 JNP RST216 FG1 FG2 FG3 FG4 IDENT
 0270 0018 24 01 JNP RST217 FG1 FG2 FG3 FG4 IDENT
 0271 0019 24 01 JNP RST218 FG1 FG2 FG3 FG4 IDENT
 0272 001A 24 01 JNP RST219 FG1 FG2 FG3 FG4 IDENT
 0273 001B 24 01 JNP RST220 FG1 FG2 FG3 FG4 IDENT
 0274 001C 24 01 JNP RST221 FG1 FG2 FG3 FG4 IDENT
 0275 001D 24 01 JNP RST222 FG1 FG2 FG3 FG4 IDENT
 0276 001E 24 01 JNP RST223 FG1 FG2 FG3 FG4 IDENT
 0277 001F 24 01 JNP RST224 FG1 FG2 FG3 FG4 IDENT
 0278 0020 24 01 JNP RST225 FG1 FG2 FG3 FG4 IDENT
 0279 0021 24 01 JNP RST226 FG1 FG2 FG3 FG4 IDENT
 0280 0022 24 01 JNP RST227 FG1 FG2 FG3 FG4 IDENT
 0281 0023 24 01 JNP RST228 FG1 FG2 FG3 FG4 IDENT
 0282 0024 24 01 JNP RST229 FG1 FG2 FG3 FG4 IDENT
 0283 0025 24 01 JNP RST230 FG1 FG2 FG3 FG4 IDENT
 0284 0026 24 01 JNP RST231 FG1 FG2 FG3 FG4 IDENT
 0285 0027 24 01 JNP RST232 FG1 FG2 FG3 FG4 IDENT
 0286 0028 24 01 JNP RST233 FG1 FG2 FG3 FG4 IDENT
 0287 0029 24 01 JNP RST234 FG1 FG2 FG3 FG4 IDENT
 0288 002A 24 01 JNP RST235 FG1 FG2 FG3 FG4 IDENT
 0289 002B 24 01 JNP RST236 FG1 FG2 FG3 FG4 IDENT
 0290 002C 24 01 JNP RST237 FG1 FG2 FG3 FG4 IDENT
 0291 002D 24 01 JNP RST238 FG1 FG2 FG3 FG4 IDENT
 0292 002E 24 01 JNP RST239 FG1 FG2 FG3 FG4 IDENT
 0293 002F 24 01 JNP RST240 FG1 FG2 FG3 FG4 IDENT
 0294 0020 24 01 JNP RST241 FG1 FG2 FG3 FG4 IDENT
 0295 0021 24 01 JNP RST242 FG1 FG2 FG3 FG4 IDENT
 0296 0022 24 01 JNP RST243 FG1 FG2 FG3 FG4 IDENT
 0297 0023 24 01 JNP RST244 FG1 FG2 FG3 FG4 IDENT
 0298 0024 24 01 JNP RST245 FG1 FG2 FG3 FG4 IDENT
 0299 0025 24 01 JNP RST246 FG1 FG2 FG3 FG4 IDENT
 0300 0026 24 01 JNP RST247 FG1 FG2 FG3 FG4 IDENT
 0301 0027 24 01 JNP RST248 FG1 FG2 FG3 FG4 IDENT
 0302 0028 24 01 JNP RST249 FG1 FG2 FG3 FG4 IDENT
 0303 0029 24 01 JNP RST250 FG1 FG2 FG3 FG4 IDENT
 0304 002A 24 01 JNP RST251 FG1 FG2 FG3 FG4 IDENT
 0305 002B 24 01 JNP RST252 FG1 FG2 FG3 FG4 IDENT
 0306 002C 24 01 JNP RST253 FG1 FG2 FG3 FG4 IDENT
 0307 002D 24 01 JNP RST254 FG1 FG2 FG3 FG4 IDENT
 0308 002E 24 01 JNP RST255 FG1 FG2 FG3 FG4 IDENT
 0309 002F 24 01 JNP RST256 FG1 FG2 FG3 FG4 IDENT
 0310 0020 24 01 JNP RST257 FG1 FG2 FG3 FG4 IDENT
 0311 0021 24 01 JNP RST258 FG1 FG2 FG3 FG4 IDENT
 0312 0022 24 01 JNP RST259 FG1 FG2 FG3 FG4 IDENT
 0313 0023 24 01 JNP RST260 FG1 FG2 FG3 FG4 IDENT
 0314 0024 24 01 JNP RST261 FG1 FG2 FG3 FG4 IDENT
 0315 0025 24 01 JNP RST262 FG1 FG2 FG3 FG4 IDENT
 0316 0026 24 01 JNP RST263 FG1 FG2 FG3 FG4 IDENT
 0317 0027 24 01 JNP RST264 FG1 FG2 FG3 FG4 IDENT
 0318 0028 24 01 JNP RST265 FG1 FG2 FG3 FG4 IDENT
 0319 0029 24 01 JNP RST266 FG1 FG2 FG3 FG4 IDENT
 0320 002A 24 01 JNP RST267 FG1 FG2 FG3 FG4 IDENT
 0321 002B 24 01 JNP RST268 FG1 FG2 FG3 FG4 IDENT
 0322 002C 24 01 JNP RST269 FG1 FG2 FG3 FG4 IDENT
 0323 002D 24 01 JNP RST270 FG1 FG2 FG3 FG4 IDENT
 0324 002E 24 01 JNP RST271 FG1 FG2 FG3 FG4 IDENT
 0325 002F 24 01 JNP RST272 FG1 FG2 FG3 FG4 IDENT
 0326 0020 24 01 JNP RST273 FG1 FG2 FG3 FG4 IDENT
 0327 0021 24 01 JNP RST274 FG1 FG2 FG3 FG4 IDENT
 0328 0022 24 01 JNP RST275 FG1 FG2 FG3 FG4 IDENT
 0329 0023 24 01 JNP RST276 FG1 FG2 FG3 FG4 IDENT
 0330 0024 24 01 JNP RST277 FG1 FG2 FG3 FG4 IDENT
 0331 0025 24 01 JNP RST278 FG1 FG2 FG3 FG4 IDENT
 0332 0026 24 01 JNP RST279 FG1 FG2 FG3 FG4 IDENT
 0333 0027 24 01 JNP RST280 FG1 FG2 FG3 FG4 IDENT
 0334 0028 24 01 JNP RST281 FG1 FG2 FG3 FG4 IDENT
 0335 0029 24 01 JNP RST282 FG1 FG2 FG3 FG4 IDENT
 0336 002A 24 01 JNP RST283 FG1 FG2 FG3 FG4 IDENT
 0337 002B 24 01 JNP RST284 FG1 FG2 FG3 FG4 IDENT
 0338 002C 24 01 JNP RST285 FG1 FG2 FG3 FG4 IDENT
 0339 002D 24 01 JNP RST286 FG1 FG2 FG3 FG4 IDENT
 0340 002E 24 01 JNP RST287 FG1 FG2 FG3 FG4 IDENT
 0341 002F 24 01 JNP RST288 FG1 FG2 FG3 FG4 IDENT
 0342 0020 24 01 JNP RST289 FG1 FG2 FG3 FG4 IDENT
 0343 0021 24 01 JNP RST290 FG1 FG2 FG3 FG4 IDENT
 0344 0022 24 01 JNP RST291 FG1 FG2 FG3 FG4 IDENT
 0345 0023 24 01 JNP RST292 FG1 FG2 FG3 FG4 IDENT
 0346 0024 24 01 JNP RST293 FG1 FG2 FG3 FG4 IDENT
 0347 0025 24 01 JNP RST294 FG1 FG2 FG3 FG4 IDENT
 0348 0026 24 01 JNP RST295 FG1 FG2 FG3 FG4 IDENT
 0349 0027 24 01 JNP RST296 FG1 FG2 FG3 FG4 IDENT
 0350 0028 24 01 JNP RST297 FG1 FG2 FG3 FG4 IDENT
 0351 0029 24 01 JNP RST298 FG1 FG2 FG3 FG4 IDENT
 0352 002A 24 01 JNP RST299 FG1 FG2 FG3 FG4 IDENT
 0353 002B 24 01 JNP RST300 FG1 FG2 FG3 FG4 IDENT
 0354 002C 24 01 JNP RST301 FG1 FG2 FG3 FG4 IDENT
 0355 002D 24 01 JNP RST302 FG1 FG2 FG3 FG4 IDENT

PROGRAM LISTING

THE ELEVATION TRACE MOVE
1.16 MHZ TO EL FM IS ALREADY
1.16 FM AND IS LEFT UNHANDED

ONE WEEK + LOCATION: TOP OF
DOWN = DATA MH. 1.2 DE
ADDED TO IT
ONE HALF OF FWD OF UP: FM
IS 1.16 LONG CAPTURED FROM
FWD FOR UP: DATA

PROGRAM LISTING

```

0000 0002 C6      AS   6      FRO DATA MINUS 1/2 OF THE PW
0001 0009 56      LR   6,A    IS SUBTRACTED FROM THE TO DATA
0002 0009 18      COM
0003 000A 1F      INC
0004 000C C4      AS   4      + 1/2 OF PW THEN SHIFTED RIGHT
0005 000E 05      RC   COCO  FOUR TO CK IF CENTER OF CENTROID
0006 000E 44      LR   A+4    IS WITHIN 16 DATA CLOCKS
0007 000E 18      COM
0008 000E 1F      INC
0009 000E 16      AS   6      NO CARRY INDICATES THAT TO DATA
000A 000E 15      SR   COCO  IS LARGER THAN FRO IN WHICH
000B 000E 14      INC
000C 000E 94 58    AS   4      CASE THE TO DATA + 1/2 OF PW
000D 000E 47      BRK1 16 CKS
000E 000E 25 19    PM   A?    *PULSEWIDTH CHECK BOTH THE
000F 000E 92 54    CI   1-18- TO AND THE FRO PULSES
000A 000E 25 C4    RC   BRK1 40 MICRO SEC WIDE MIN
000B 000E 92 50    CI   H'CA  AND 250 MICRO SEC WIDE MAX
000C 000E 45      RNC  BRK1
000D 000E 25 19    LR   A+5    TO PULSE WIDTH CK SAME AS FRO
000E 000E 82 48    CI   H'19
000F 000E 25 C4    BC   BRK1
000A 000E 92 47    CI   H'C4
000B 000E 44      BNC  BRK1
000C 000E 25 19    DRAG LR   A+4    *AVERAGE TO AND FRO DATA
000D 000E 82 48    AI   6      TO DATA + 1/2 OF PW IS ADDED
000E 000E 25 C4    BC   DIVD  TO FRO DATA - 1/2 OF PW AND
000F 000E 92 47    SR   1      DIVIDED BY TWO IF THE SUM HAS
000A 000E 24 80    BR   TRD  A CARRY THE CARRY IS
000B 000E 24 80    SP   1      ACCOUNTED FOR BY THE
000C 0101 54      AI   H'80 AT H'90 BYPASS
000D 0102 1C      TRD  LR   4,A
000E 0102 1C      POP
*THE AVERAGING SUBROUTINE SAVES EIGHT PREVIOUS
000F 000F
000G 0103 69      AVG  L1CL 0,0    *AVERAGING SUBROUTINE POINT FIR
000H 0104 4C      LR   A,C    TO STACK POINTER THEN LOAD ISAP
000I 0105 08      LP   1,A    TO IT NOW POINTS TO LOC OF OLDEST
000J 0106 4C      LP   A,C    LOAD OLDEST DATA INTO PEG 7 AND
000K 0107 57      LP   7,A    TAKE NEWEST DATA AND LOAD INTO
000L 0108 44      LP   A,4    THE STACK AND INC POINTER TO
000M 0109 50      LP   1,A    NEXT LOCATION (AUTO LOOP) NEW
000N 0109 08      LP   A,15   POINTER LOCATION IS STORED BACK
000O 0109 58      L1CL  0,0    INTO THE STACK POINTER REGISTER
000P 010D 50      LP   1,A    ISAP INC TO DATA LOWER BYTE
000Q 010D 44      LR   A,4    OLDEST DATA IS ADDED TO CUM
000R 010E 00      AC   :      LOWEST BYTEPONITER IS INCREMENTED
000S 010F 50      LP   1,A    AND ANY CARRY IS ADDED TO
000T 0110 70      CLP  1,A    UPPER BYTE AND THE POINTER DEC
000U 0111 19      LH   :
000V 0112 2C      AC   :
000W 0113 58      LP   0,A
000X 0114 47      LR   A,7    OLDEST DATA IS SUBTRACTED (ZERO
000Y 0115 18      COM
000Z 0116 1F      INC
000A 0117 84 04    BZ   FMEN  IS DETECTED IF ZERO NO FORT OPER
000B 0118 92 05    AC   :
000C 0119 50      BC   NOCA  MADE TO NOT DISCONTINUE CARRY WITH
000D 0119 36      LR   1,A    CERO FROM LOWER BYTE OF DATA
000E 011E 90 02    D1   FMEN
000F 0120 50      HOGA  LP   1,A    IF TO DEC UPPER BYTE BY ONE
000G 0121 4C      FMFH  LP   A,D    ***DATA IS PREPARED FOR OUTPUT
000H 0122 15      CL   4      UPPER BYTE SHIFTED LEFT FIVE
000I 0123 13      CL   1      IS ADDED TO THE LOWER BYTE
000J 0124 52      LP   8,A    SHIFTED EIGHT THREE THIS IS AN
000K 0125 45      LP   R,C    EQUIVALENT DIVISION BY EIGHT
000L 0126 12      LR   1      THIS AVERAGED OUTPUT REDUCES
000M 0127 12      LP   1      THE EFFECTS OF JITTER
000N 0128 12      LR   1
000O 0129 52      AI   9
000P 0129 58      LP   8,A
000Q 012B 1C      POP
*THE MARKER CODE SEARCH ROUTINE CONTINUALLY
000R 012B 40      BPK3 PK
000S 012B 40      LP   A,0    *THIS ROUTINE SEARCHES FOR MARK
000T 012B 21 0F    HI   H'0F  CODE'S LAST FOUR BITS + TO PREVE
000U 012B 03 00    HI   H'00  INITIAL LOCATION MISSES
000V 012B 84 10    BZ   102  IT CONSISTS OF T
000W 012B 84 31    DC   1      RUN OUT CALL: METER SERVICING IF
000X 012B 94 F6    BNC  BPK3  MARKER IS FOUND THEN IDENT ROUTI
000Y 012B 94 20 FF  BPK2 LI   H'FF  NE FOR A FUNCTION WORD IF ENTERED
000Z 012B 94 51    LP   1,A  AT BPK1 TIMERS INITIALIZE AND
000A 012C 94 33    D1   3      METER CEP IS IMMEDIATE ALL OTHER
000B 012D 94 F0    BNC  BPK3  ENTRIES GIVE A RANDOM COUNTDOWN
000C 012B 20 04    BPK1 LI   H'03
000D 012F 53      LP   3,A
000E 0140 29 01 SE JMP  METC
000F 0140 29 00 EC ID2  JMP  IDENT
000G 0145 29 00 EC ID2  JMP  IDENT
000H 0145 20 15 BPK5 LI   4'15  SHORT COUNTDOWN OF DETERMINED
000I 0145 50      LR   1,A  LENGTH
000J 0145 20 01 LI   H'01
000K 0145 50      LP   3,A
000L 014C 90 DF    RP   BPK3

```

PROGRAM LISTING

PROGRAM LISTING

019C 0101 40	LP	A15	
019D 0102 24 80	AI	H 80	IF ONLY BIT 7 IS HIGH DISPLAY
019E 0104 82 12	BC	DATB	CALCULATED DATA
019F 0106 90 08	BR	CENY	BITS 7-6-5 LOW DISPLAY ENTER
01A0 0108 20 FF	LFT	LI	REG DU WILL HLD OUTPUT DATA
01A1 0109 08	LP	OUTA	METER COMMON 7FS DIFFERENTIAL
01A2 010B 90 0C	RP	DATB	FROM 7FS DETERMINES METER DIFLEC
01A3 010D 20 01	PGT	LI	TICK
01A4 010F 06	LP	OUTA	
01A5 010E 80 07	BR	DATB	
01A6 0108 20 7F	CENT	LI	DISPLAY THE FLAG,OUTPUT
01A7 0104 04	LP	7F	OVER WRITTEN BY CONF DATA ONLY
01A8 0105 20 FF	DATE	LI	METER COMMON DATA
01A9 0105 59	LP	9A	
01AA 0105 20 7F	DATE	LI	METER COMMON MUX
01AB 0104 27 05	LP	H 05	
01AC 010C 44	LP	A18	
01AD 010D 24	LP	S	
01AE 010E 27 04	LP	H 04	METER SETTLING TIME
01AF 010F 03	LP	R10L	
01B0 0101 1F	SET2	INC	
01B1 0102 94 FE	BNC	SET2	TURN MUX OUTPUT OFF
01B2 0104 70	CLR	7	MODIFIED BY MORSE CODE STATUS
01B3 0105 C7	AI	AI	
01B4 0106 27 04	DUT	H 04	METER DATA OUT
01B5 0108 02	LP	H 00	
01B6 0109 27 04	DUT	U1 05	METER DATA MUX
01B7 010F 48	LP	A18	
01B8 010C 33	DC	S	
01B9 010D 27 04	OUT	H 04	MUX TURNED OFF
01BA 010F 70	CLR	T	MODIFIED BY MORSE CODE
01BB 0200 C7	AI	H 04	FLAG STATUS DATA
01BC 0201 27 04	DUT	H 04	
01BD 0203 49	LP	A18	FLAG STATUS MUX
01BE 0204 27 05	DUT	H 05	
01BF 0205 49	LP	A18	METER SETTLING TIME
01C0 0206 34	DC	S	
01C1 0203 27 04	DUT	H 04	
01C2 0206 03	LP	R10L	
01C3 0208 1F	SET5	INC	
01C4 0200 94 FE	BNC	SETS	MUX TURNED OFF
01C5 0205 70	CLR	7	MODIFIED BY MORSE CODE STATUS
01C6 0206 C7	AI	AI	
01C7 0210 27 04	DUT	H 04	
01C8 0212 1C	POF		
01C9	*AZIMUTH ROUTINE		
01CA 0213 0C	AZIN	FK	***AZIMUTH ROUTINE
01CB 0214 0C	FK		COUNT TWO DECP CLOCKS +15-181
01CC 0215 40	LP	A18	CHECK PARITY BITS
01CD 0216 25 40	PT	H 40	
01CE 0218 04 04	PZ	ACIN	
01CF 021A 29 01 3D	CLR	TPN1	COUNT 4 DECP CLOCKS 117-201
01D0 021D 00	AZIN	FK	POINTER TO MORSE CODE CONF
01D1 021E 00	FI		
01D2 021F 64	LTU	0 4	DATA TO 1D LOAD MORSE CODE CONF
01D3 0220 4F	LTU	0 7	
01D4 0231 00	FK		
01D5 0232 20 20	LI	H 20	DECP CLOCK 20
01D6 0234 50	LP	T1A	CHECK DATA FOR GRND FACILITY MUX
01D7 0265 07	LP	H 00	BIT COMPLEMENT TO IT IS OUTPUT
01D8 0269 01 08	UDM	H 00	IN PROPER POLARITY
01D9 0270 07 04	OUT	H 04	
01D0 0220 00	PT		
01D1 023D 20 37	LI	H 37	RESET 2D TURNING RE / TRODE
01D2 023E 80	OUT2	H 80	TIMER FOR TURNING LCD RESET OFF
01D3 023D 20 80	LI	H 80	
01D4 0231 1F	CLOCK	100	
01E1 0231 24 FE	DLT	CLOCK	RESET DATA COUNTERS
01E2 0235 20 14	LI	H 1F	
01E3 0237 80	OUT2	H 00	POINT TO OUTPUT CONF REG. BIT
01E4 0235 60	DLT	0 5	5 OF THIS REGISTER WHEN HIGH IND
01E5 0238 4F	LP	H 1	GATES TO MUX IF LOW OR HI
01E6 0239 21 20	PT	H 20	
01E7 023C 94 31	PT	TSR1	
01E8	*AZIMUTH SEARCH MODE ROUTINE		
01E9 027E 20 80	TTA	LI	**SEARCH MODE INITIATE TIME
01EA 0240 1F	INC	INC	TILL BEGINNING OF ENHILE
01EB 0241 22 FE	BC	TTC	ENHILE 40 FREQ CLOCK
01EC 0243 20 20	LI	H 3C	
01ED 0248 60	OUT2	H 00	TIME LENGTH OF ENHILE WINDOW
01EE 0246 80 00 HZ	PI	DURAT	INPUT PORT
01EF 0249 70	CLR		
01F0 0248 11	OUT	H 01	READ INPUT DATA
01F1 0248 81	IR	H 01	STORE TO SCAN DATA
01F2 0241 54	LP	4,A	STORE FM THRU LATCH
01F3 0240 28 00 HZ	PI	CTRODE	READ TO FM
01F4 0250 A1	IN	H 01	STORE TO FM DATA
01F5 0251 55	LP	S1A	TIME OUT MIDSPAN
01F6 0252 20 40	LI	H 95	
01F7 0254 1F	CLOCK	100	
01F8 0285 94 46	BC	FLDS	RESET DATA COUNTER
01F9 0257 20 1F	LI	H 1F	
01FA 0259 80	OUT2	H 00	ENHILE FM INVERT T-V LINE
01FB 0259 20 2E	LI	H 2E	
01FC 0250 80	OUT2	H 00	DURATION OF WINDOW
01FD 0250 20 00 HZ	PI	DURAT	CLR DATA PORT
01FE 0251 R1	CLR		
0200 0262 56	OUT2	H 01	
0201 0261 20 00 HZ	PI	4,B	STORE FM SCAN DATA
0202 0266 H1	INT	H 01	STORE FM THRU LATCH
0203 0267 57	LP	T1A	READ FROM FM
0204 0268 20 00 HZ	PI	RESET	STORE FM DATA
0205 0268 6C	LI13	0 4	RESET ALL DATA COUNTERS
0206 0269 90 AB	BR	20HMD	POINT TO UPDATE CONF CTR

PROGRAM LISTING

0.207						
0.208 0.270 1E	EL03	10E	H 00	***TRACK MORE ROUTINE. THIS AND		
0.209 0.21 94 PE		PH2	EL03	NEXT COUNTER DETERMINES START OF		
0.20A 0.273 20 00		L1	H 00	TRACK WINDOW. INDEX WINDOW IS		
0.20B 0.275 1F	EL04	10E		TRACK MORE COUNT LENGTH THRU		
0.20C 0.276 94 FF		PH2	EL04	TRACK MORE NOT FRONT PORCH		
0.20D 0.278 20 90		L1	H 3E	ALLOWING COVERAGE OF PULSE, THAT		
0.20E 0.279 20 74		PH2	H 00	WOULD OTHERWISE OVER LAP WINDOW.		
0.211 0.279 1F	EL05	10E	L1	*ENABLE OUTPUT		
0.212 0.27E 94 PE		PH2	EL05	ENABLE DURATION		
0.213 0.280 20 30		L1				
0.214 0.282 00	DOUT	H 00				
0.215 0.282 20	CLR					
0.216 0.284 01	QOUT	H 01				
0.217 0.285 01	IN	H 01				
0.218 0.286 54	LR	4-0				
0.219 0.287 20 00	EL06	10E	L1	THIS COUNTER WITH TIME EXTENDER		
0.21A 0.289 10		PH2	EL06	DEAD DELAYS THE STROBE		
0.21B 0.289 1F		PI	CLR	WHICH IS USED THE LCD RESET TILL		
0.21C 0.289 84 PE		PH2	CLR	SCN TO PREVENT CUT OFF OF PW		
0.21D 0.28D 28 00 60	PI	H 02	PI	PW DECODE AND LED RESET		
0.21E 0.291 01	IN	H 22		READ TO PW		
0.21F 0.291 55	LF	5A		STORE TO PW DATA		
0.220 0.292 20 1F	LI	H 1F		MATER RESET ALL DATA COUNTERS		
0.221 0.294 00	QOUT	H 00				
0.222 0.295 20 40	L1	H 40				
0.223 0.297 1E	EL07	10E				
0.224 0.298 94 PE	PH2	EL07				
0.225 0.299 20 3E	L1	H 3E				
0.226 0.29E 00	QOUT	H 00				
0.227 0.29F 20 74	EL08	10E	L1	THIS COUNTER TIMES OUT DURATION		
0.228 0.29F 1F		PH2	EL08	OF FWD SCAN		
0.229 0.29H 94 PE		PI	CLR	FWD SCAN ENABLE		
0.230 0.29E 20 3E	L1	H 3E				
0.231 0.2A0 10	QOUT	H 00				
0.232 0.2A0 20	CLR					
0.233 0.2A0 31	QOUT	H 01				
0.234 0.2A1 01	IN	H 01				
0.235 0.2A2 52	LR	PA				
0.236 0.2A2 53 00 54	PI	RESET				
0.237 0.2A6 90 1E	BF	TRUE				
0.238						
0.239 0.2B0 20 00 AP 20 HND	PI	0-FAH				
0.239 0.2B0 20 00 60	PI	CD02				
0.239 0.2B0 20	L1	0 6				
0.239 0.2B0 44	LF	0A				
0.239 0.2B0 20 70	LI	H 2A				
0.239 0.2B0 90 00	RC	LEFT				
0.239 0.2B0 94 04	LR	0A				
0.240 0.2B0 95 08	L1	H 08				
0.241 0.2B0 95 04	BD	RIGHT				
0.242 0.2B0 95 08	BF	TAC				
0.243 0.2B0 95 00	BR	0A				
0.244 0.2B0 90 1F	LI	H 00				
0.245 0.2B0 90 00 02 TREE	RC	TAC				
0.246 0.2B0 90 00 02	PI	ITEM				
0.247 0.2B0 90 00 02	L1	0 6				
0.248 0.2B0 90 00 02	PI	H 00				
0.249 0.2B0 90 00 02	LP	0A				
0.250 0.2B0 90 00 02	PI	0A				
0.251 0.2B0 90 00 02	PI	0A				
0.252 0.2B0 90 00 02	LP	0A				
0.253 0.2B0 90 00 02	PI	0A				
0.254 0.2B0 90 00 02	LP	0A				
0.255 0.2B0 90 00 02	PI	0A				
0.256 0.2B0 90 00 02	LP	0A				
0.257 0.2B0 90 00 02	PI	0A				
0.258 0.2B0 90 00 02	LP	0A				
0.259 0.2B0 90 00 02	PI	0A				
0.260 0.2B0 90 00 02	LP	0A				
0.261 0.2B0 90 00 02	PI	0A				
0.262 0.2B0 90 00 02	LP	0A				
0.263 0.2B0 90 00 02	PI	0A				
0.264 0.2B0 90 00 02	LP	0A				
0.265 0.2B0 90 00 02	PI	0A				
0.266 0.2B0 90 00 02	LP	0A				
0.267 0.2B0 90 00 02	PI	0A				
0.268 0.2B0 90 00 02	LP	0A				
0.269 0.2B0 90 00 02	PI	0A				
0.270 0.2B0 90 00 02	LP	0A				
0.271 0.2B0 90 00 02	PI	0A				
0.272 0.2B0 90 00 02	LP	0A				
0.273 0.2B0 90 00 02	PI	0A				
0.274 0.2B0 90 00 02	LP	0A				
0.275 0.2B0 90 00 02	PI	0A				
0.276 0.2B0 90 00 02	LP	0A				
0.277 0.2B0 90 00 02	PI	0A				
0.278 0.2B0 90 00 02	LP	0A				
0.279 0.2B0 90 00 02	PI	0A				
0.280 0.2B0 90 00 02	LP	0A				
0.281 0.2B0 90 00 02	PI	0A				
0.282 0.2B0 90 00 02	LP	0A				
0.283 0.2B0 90 00 02	PI	0A				
0.284 0.2B0 90 00 02	LP	0A				
0.285 0.2B0 90 00 02	PI	0A				
0.286 0.2B0 90 00 02	LP	0A				
0.287 0.2B0 90 00 02	PI	0A				
0.288 0.2B0 90 00 02	LP	0A				
0.289 0.2B0 90 00 02	PI	0A				
0.290 0.2B0 90 00 02	LP	0A				
0.291 0.2B0 90 00 02	PI	0A				
0.292 0.2B0 90 00 02	LP	0A				
0.293 0.2B0 90 00 02	PI	0A				
0.294 0.2B0 90 00 02	LP	0A				
0.295 0.2B0 90 00 02	PI	0A				
0.296 0.2B0 90 00 02	LP	0A				
0.297 0.2B0 90 00 02	PI	0A				
0.298 0.2B0 90 00 02	LP	0A				
0.299 0.2B0 90 00 02	PI	0A				
0.300 0.2B0 90 00 02	LP	0A				
0.301 0.2B0 90 00 02	PI	0A				
0.302 0.2B0 90 00 02	LP	0A				
0.303 0.2B0 90 00 02	PI	0A				
0.304 0.2B0 90 00 02	LP	0A				
0.305 0.2B0 90 00 02	PI	0A				
0.306 0.2B0 90 00 02	LP	0A				
0.307 0.2B0 90 00 02	PI	0A				
0.308 0.2B0 90 00 02	LP	0A				
0.309 0.2B0 90 00 02	PI	0A				
0.310 0.2B0 90 00 02	LP	0A				
0.311 0.2B0 90 00 02	PI	0A				
0.312 0.2B0 90 00 02	LP	0A				
0.313 0.2B0 90 00 02	PI	0A				
0.314 0.2B0 90 00 02	LP	0A				
0.315 0.2B0 90 00 02	PI	0A				
0.316 0.2B0 90 00 02	LP	0A				
0.317 0.2B0 90 00 02	PI	0A				
0.318 0.2B0 90 00 02	LP	0A				
0.319 0.2B0 90 00 02	PI	0A				
0.320 0.2B0 90 00 02	LP	0A				
0.321 0.2B0 90 00 02	PI	0A				
0.322 0.2B0 90 00 02	LP	0A				
0.323 0.2B0 90 00 02	PI	0A				
0.324 0.2B0 90 00 02	LP	0A				
0.325 0.2B0 90 00 02	PI	0A				
0.326 0.2B0 90 00 02	LP	0A				
0.327 0.2B0 90 00 02	PI	0A				
0.328 0.2B0 90 00 02	LP	0A				
0.329 0.2B0 90 00 02	PI	0A				
0.330 0.2B0 90 00 02	LP	0A				
0.331 0.2B0 90 00 02	PI	0A				
0.332 0.2B0 90 00 02	LP	0A				
0.333 0.2B0 90 00 02	PI	0A				
0.334 0.2B0 90 00 02	LP	0A				
0.335 0.2B0 90 00 02	PI	0A				
0.336 0.2B0 90 00 02	LP	0A				
0.337 0.2B0 90 00 02	PI	0A				
0.338 0.2B0 90 00 02	LP	0A				
0.339 0.2B0 90 00 02	PI	0A				
0.340 0.2B0 90 00 02	LP	0A				
0.341 0.2B0 90 00 02	PI	0A				
0.342 0.2B0 90 00 02	LP	0A				
0.343 0.2B0 90 00 02	PI	0A				
0.344 0.2B0 90 00 02	LP	0A				
0.345 0.2B0 90 00 02	PI	0A				
0.346 0.2B0 90 00 02	LP	0A				
0.347 0.2B0 90 00 02	PI	0A				
0.348 0.2B0 90 00 02	LP	0A				
0.349 0.2B0 90 00 02	PI	0A				
0.350 0.2B0 90 00 02	LP	0A				
0.351 0.2B0 90 00 02	PI	0A				
0.352 0.2B0 90 00 02	LP	0A				
0.353 0.2B0 90 00 02	PI	0A				
0.354 0.2B0 90 00 02	LP	0A				
0.355 0.2B0 90 00 02	PI	0A				
0.356 0.2B0 90 00 02	LP	0A				
0.357 0.2B0 90 00 02	PI	0A				
0.358 0.2B0 90 00 02	LP	0A				
0.359 0.2B0 90 00 02	PI	0A				
0.360 0.2B0 90 00 02	LP	0A				
0.361 0.2B0 90 00 02	PI	0A				
0.362 0.2B0 90 00 02	LP	0A				
0.363 0.2B0 90 00 02	PI	0A				
0.364 0.2B0 90 00 02	LP	0A				
0.365 0.2B0 90 00 02	PI	0A				
0.366 0.2B0 90 00 02	LP	0A				
0.367 0.2B0 90 00 02	PI	0A				
0.368 0.2B0 90 00 02	LP	0A				
0.369 0.2B0 90 00 02	PI	0A				
0.370 0.2B0 90 00 02	LP	0A				
0.371 0.2B0 90 00 02	PI	0A				
0.372 0.2B0 90 00 02	LP	0A				
0.373 0.2B0 90 00 02	PI	0A				
0.374 0.2B0 90 00 02	LP	0A				
0.375 0.2B0 90 00 02	PI	0A				
0.376 0.2B0 90 00 02	LP	0A				
0.377 0.2B0 90 00 02	PI	0A				
0.378 0.2B0 90 00 02	LP	0A				

PROGRAM LISTING

ELEVATION ROUTINE					
0262					
0264	B FE 00				
0265	0 FE 00				
0266	0 00 40				
0267	0 01 28 21		LP	RER	
0268	0 01 24 04		C1	H 21	
0269	0 01 28 01 30		R2	ATRD	
0270	0 00 00 00		IMP	PRES	
0271	0 00 00 00		RTDP	PK	
0272	0 00 00 00 04		IN	H 04	
0273	0 01 25 EP		IP	4	
0274	0 01 24 04		L	1	
0275	0 00 24 00		AI	H DF	
0276	0 00 00 58		LP	SIR	
0277	0 01 00 00		PK		
0278	0 01 01 01		LR		
0279	0 01 28 49		C1	H EP	
0280	0 01 25 EP		RD	LTS	
0281	0 01 24 04		LI	H FF	
0282	0 01 24 00 FF		LP	SIR	
0283	0 01 28 58		RTDP	PK	
0284	0 01 28 00		IN	H 32	
0285	0 01 28 37		OUT	H 00	
0286	0 01 00 00		PK		
0287	0 01 24 00		LP		
0288	0 02 21 1F		NI	H 1F	
0289	0 02 24 05		R2	CDP	
0290	0 02 24 00		AI	H DF	
0291	0 02 24 00 FF		IP	TALL	
0292	0 02 28 2B		LI	H FF	
0293	0 02 28 2B		HOP		
0294	0 02 28 2B		HOP		
0295	0 02 28 2B		CALL	LP	
0296	0 02 28 1F		CDM		
0297	0 02 28 1F		INC		
0298	0 02 28 00		AT		
0299	0 02 28 00 00		PC		
0300	0 02 28 00 FF		LI	LTOP	
0301	0 02 28 00 00		BR		
0302	0 02 28 00 00		LTOP		
0303	0 02 28 00 00		AI		
0304	0 02 28 00 00		LP		
0305	0 02 28 00 00		LI		
0306	0 02 28 00 00		OUT		
0307	0 02 28 00 00		LP		
0308	0 02 28 00 00		LI		
0309	0 02 28 00 00		OUT		
0310	0 02 28 00 00		LP		
0311	0 02 28 00 00		LI		
0312	0 02 28 00 00		OUT		
0313	0 02 28 00 00		LP		
0314	0 02 28 00 00		LI		
0315	0 02 28 00 00		OUT		
0316	0 02 28 00 00		LP		
0317	0 02 28 00 00		LI		
0318	0 02 28 00 00		OUT		
0319	0 02 28 00 00		LP		
0320	0 02 28 00 00		LI		
0321	0 02 28 00 00		OUT		
0322	0 02 28 00 00		LP		
0323	0 02 28 00 00		LI		
0324	0 02 28 00 00		OUT		
0325	0 02 28 00 00		LP		
0326	0 02 28 00 00		LI		
0327	0 02 28 00 00		OUT		
0328	0 02 28 00 00		LP		
0329	0 02 28 00 00		LI		
0330	0 02 28 00 00		OUT		
0331	0 02 28 00 00		LP		
0332	0 02 28 00 00		LI		
0333	0 02 28 00 00		OUT		
0334	0 02 28 00 00		LP		
0335	0 02 28 00 00		LI		
0336	0 02 28 00 00		OUT		
0337	0 02 28 00 00		LP		
0338	0 02 28 00 00		LI		
0339	0 02 28 00 00		OUT		
0340	0 02 28 00 00		LP		
0341	0 02 28 00 00		LI		
0342	0 02 28 00 00		OUT		
0343	0 02 28 00 00		LP		
0344	0 02 28 00 00		LI		
0345	0 02 28 00 00		OUT		
0346	0 02 28 00 00		LP		
0347	0 02 28 00 00		LI		
0348	0 02 28 00 00		OUT		
0349	0 02 28 00 00		LP		
0350	0 02 28 00 00		LI		
0351	0 02 28 00 00		OUT		
0352	0 02 28 00 00		LP		
0353	0 02 28 00 00		LI		
0354	0 02 28 00 00		OUT		
0355	0 02 28 00 00		LP		
0356	0 02 28 00 00		LI		
0357	0 02 28 00 00		OUT		
0358	0 02 28 00 00		LP		
0359	0 02 28 00 00		LI		
0360	0 02 28 00 00		OUT		
0361	0 02 28 00 00		LP		
0362	0 02 28 00 00		LI		
0363	0 02 28 00 00		OUT		
0364	0 02 28 00 00		LP		
0365	0 02 28 00 00		LI		
0366	0 02 28 00 00		OUT		
0367	0 02 28 00 00		LP		
0368	0 02 28 00 00		LI		
0369	0 02 28 00 00		OUT		
0370	0 02 28 00 00		LP		
0371	0 02 28 00 00		LI		
0372	0 02 28 00 00		OUT		
0373	0 02 28 00 00		LP		
0374	0 02 28 00 00		LI		
0375	0 02 28 00 00		OUT		
0376	0 02 28 00 00		LP		
0377	0 02 28 00 00		LI		
0378	0 02 28 00 00		OUT		
0379	0 02 28 00 00		LP		
0380	0 02 28 00 00		LI		
0381	0 02 28 00 00		OUT		
0382	0 02 28 00 00		LP		
0383	0 02 28 00 00		LI		
0384	0 02 28 00 00		OUT		
0385	0 02 28 00 00		LP		
0386	0 02 28 00 00		LI		
0387	0 02 28 00 00		OUT		
0388	0 02 28 00 00		LP		
0389	0 02 28 00 00		LI		
0390	0 02 28 00 00		OUT		
0391	0 02 28 00 00		LP		
0392	0 02 28 00 00		LI		
0393	0 02 28 00 00		OUT		
0394	0 02 28 00 00		LP		
0395	0 02 28 00 00		LI		
0396	0 02 28 00 00		OUT		
0397	0 02 28 00 00		LP		
0398	0 02 28 00 00		LI		
0399	0 02 28 00 00		OUT		
0400	0 02 28 00 00		LP		
0401	0 02 28 00 00		LI		
0402	0 02 28 00 00		OUT		
0403	0 02 28 00 00		LP		
0404	0 02 28 00 00		LI		
0405	0 02 28 00 00		OUT		
0406	0 02 28 00 00		LP		
0407	0 02 28 00 00		LI		
0408	0 02 28 00 00		OUT		
0409	0 02 28 00 00		LP		
0410	0 02 28 00 00		LI		
0411	0 02 28 00 00		OUT		
0412	0 02 28 00 00		LP		
0413	0 02 28 00 00		LI		
0414	0 02 28 00 00		OUT		
0415	0 02 28 00 00		LP		
0416	0 02 28 00 00		LI		
0417	0 02 28 00 00		OUT		
0418	0 02 28 00 00		LP		
0419	0 02 28 00 00		LI		
0420	0 02 28 00 00		OUT		
0421	0 02 28 00 00		LP		
0422	0 02 28 00 00		LI		
0423	0 02 28 00 00		OUT		
0424	0 02 28 00 00		LP		
0425	0 02 28 00 00		LI		
0426	0 02 28 00 00		OUT		
0427	0 02 28 00 00		LP		
0428	0 02 28 00 00		LI		
0429	0 02 28 00 00		OUT		
0430	0 02 28 00 00		LP		
0431	0 02 28 00 00		LI		
0432	0 02 28 00 00		OUT		
0433	0 02 28 00 00		LP		
0434	0 02 28 00 00		LI		
0435	0 02 28 00 00		OUT		
0436	0 02 28 00 00		LP		
0437	0 02 28 00 00		LI		
0438	0 02 28 00 00		OUT		
0439	0 02 28 00 00		LP		
0440	0 02 28 00 00		LI		
0441	0 02 28 00 00		OUT		
0442	0 02 28 00 00		LP		
0443	0 02 28 00 00		LI		
0444	0 02 28 00 00		OUT		
0445	0 02 28 00 00		LP		
0446	0 02 28 00 00		LI		
0447	0 02 28 00 00		OUT		
0448	0 02 28 00 00		LP		
0449	0 02 28 00 00		LI		
0450	0 02 28 00 00		OUT		
0451	0 02 28 00 00		LP		
0452	0 02 28 00 00		LI		
0453	0 02 28 00 00		OUT		
0454	0 02 28 00 00		LP		
0455	0 02 28 00 00		LI		
0456	0 02 28 00 00		OUT		
0457	0 02 28 00 00		LP		
0458	0 02 28 00 00		LI		
0459	0 02 28 00 00		OUT		
0460	0 02 28 00 00		LP		
0461	0 02 28 00 00		LI		
0462	0 02 28 00 00		OUT		
0463	0 02 28 00 00		LP		
0464	0 02 28 00 00		LI		
0465	0 02 28 00 00		OUT		
0466	0 02 28 00 00		LP		
0467	0 02 28 00 00		LI		
0468	0 02 28 00 00		OUT		
0469	0 02 28 00 00		LP		
0470	0 02 28 00 00		LI		
0471	0 02 28 00 00		OUT		
0472	0 02 28 00 00		LP		
0473	0 02 28 00 00		LI		
0474	0 02 28 00 00		OUT		
0475	0 02 28 00 00		LP		
0476	0 02 28 00 00		LI		
0477	0 02 28 00 00		OUT		
0478	0 02 28 00 00		LP		
0479	0 02 28 00 00		LI		
0480	0 02 28 00 00		OUT		
0481	0 02 28 00 00		LP		
0482	0 02 28 00 00		LI		
0483	0 02 28 00 00		OUT		
0484	0 02 28 00 00		LP		
0485	0 02 28 00 00		LI		
0486	0 02 28 00 00		OUT		
0487	0 02 28 00 00		LP		
0488	0 02 28 00 00		LI		
048					

PROGRAM LISTING

*ECDN FOR DATA WORD ONE EFOR FOR T
 0253 0445 3D 1K LI H 15 CP FOR ONE WORD & REFOR NO.
 0254 055A 51 LP 11A EL CALCULATION (EARTH ONLY)
 0255 055B 01 CPK PE FLIGHT (EARTH OR LUNAR)
 0256 055A 24 54 LI H 14 LOOK FOR ID WORD PARTS & LAST
 0257 055B 24 06 DZ LID 2 BARREL SITE
 0258 0390 31 DS 1
 0259 0391 94 F9 BRZ CPK
 02CA 0392 90 13 BR ELEO
 02CB 0395 20 00 LID LI H 0A DPKX CLOCKS TO APPERANCE OF
 02CC 0397 51 LR LR 11A CATEGORIC GRND FACILITY BITS
 02CD 0398 0C CPA1 PK
 02CF 0394 31 DS 1
 02CF 0394 94 FD BNC CPK
 02D0 039C 64 LIZU 0 4 POINT TO DATA WORD CONF
 02D1 039B 6B LISL 0 3 COUNTER
 02D2 039E 21 03 HI H 03 HIGH CAT BITS
 02D3 03A0 84 06 BE DFCO IF BOTH ARE ZERO CLEAR DATA WORD
 02D4 03A2 20 20 LI H 20 IF EITHER OR BOTH ARE HIGH INC
 02D5 03A4 5C LP S,A CONF COUNTER WITH CONSTANT
 02D6 03A5 40 03 BR ELEO
 02D7 03A7 20 DFCO CLR CLEAR DATA CONF
 02D8 02A9 5C LR S,A
 02D9 RETURN TO EL SEARCH MODE CAL
 02DA 03A9 67 FLED LIZU 0 7 BRING POINTER BACK TO EL SECTION
 02D9P 03AA 2A 00 F1 PI ELCIP PM A COLD CHECK IF PREESD
 02D9T 03AB 2B 00 6E PT COEL INC CONF COUNTERS
 02D9D 03B0 20 AD LI H AD MIN VAL TO ENTER TRACK MODE
 02D9E 03B2 56 LP S,AR TO THIS VALUE A CONSTANT IS ADDE
 02D9F 03B3 49 LP R,9 THAT IS PROPORTIONAL TO THE CEL
 02E0 03B4 19 CON ANGLE
 02E1 03B5 1F INC
 02E2 03B6 59 LR 9,A 02 IS ADDED TO AD BY A LOOP
 02E3 03B7 20 08 LI H 0B THAT DEPENDS ON G-S PREADINGS
 02E4 03B9 57 LP 2,A AT THE COUNTER
 02E5 03B9 70 CLR
 02E6 03B8 52 INCRE AC 2
 02E7 03B0 33 DZ 2
 02E8 03B0 44 FD MDS INCRE
 02E9 03B1 66 AT 2 ADD VARIABLE SUM TO THE BASE CON
 02EA 03B2 56 LR S,A THIS VALUE IS MIN TO ENTER THE T
 02EB 03C1 18 CON MODE, SUB TOTAL VALUE FROM DATA
 02EC 03C2 1F INC IF LESS GO TO FLY DOWN NODE
 02FD 03C3 64 AC 4
 02EEF 03C4 6E LIZL 0 6 POINT TO OUTPUT DATA REG
 02EF 03C5 98 07 BNC DOWN
 02FO 03C7 45 LP R,6 IF MORE THAN MIN VALUE
 02FI 03C8 24 08 AI H 05 ADD CONSTANT TO 0 TO OBTAIN
 02F2 03D1 18 CON MAY VALUE & CHECK IF LESS THAN
 02F3 03D1 1F INC MAY VALUE IF SO GO TO TRACK MORE
 02F4 03D2 04 04 AC 4 OTHERWISE KEEP IN SEARCH
 02F5 03D3 80 0H BC UP METER DIFF UP OR DOWN AS REQUIRED
 02F6 03D4 29 04 4D IMP CGMD
 02F7 03D2 20 0F DDMU LT H 0D DEFLECT METER DOWN
 02F8 03D4 5C LP 2,A STOPED FOR METER SERVICE
 02F9 03D5 29 04 54 IMP FGTH
 02FA 03D5 20 0E UP LT H 0E FULL DEFLECTION UP
 02FB 03D6 51 LP S,A STOPED FOR METER SERVICE
 02FC 03D6 29 04 54 IMP GATH
 02FD *ELEVATION TRACK MORE FORTINE
 02FE 03D6 20 0D THRD LT H 0G ***ELEVATION TRACK FORTINE: THIS
 02FF 03D6 20 00 INCA4 INC COUNTER RELAYS THE START OF TRAK
 0300 03E1 94 FE BNG INPA4 GATE WHILE START IS VARIABLE
 0301 03E3 44 LP INPA4 PROPORTIONALLY WITH THE CEL G-S ANGLE
 0302 03E4 6B TWELVE NOP R,9 TWELVE MILKO CEL DELAY FROM
 0303 03E5 6B NOP
 0304 03E6 1F THI
 0305 03E7 84 F2 IMP TWELVE
 0306 03E8 2H 54 LI H 0R ELEVATE TRACK MORE DOWN CAN GATE
 0307 03E9 80 00 DATC H 00 DURATION OF GATE INP FRONT FORCH
 0308 03E9 20 00 LI H 0E H-LUNAR FM NITRE THRD
 0309 03E9 94 KE DATC H 0P GATE MINIMUM TO BE HANDED
 030P 03E1 20 0P HZD H 0P TURN GATE OFF (NOT H-LUNAR)
 030Q 03E4 80 DUTC H 0H COUNTER TO REVOLVE THREE
 030R 03E5 20 00 CLP
 030S 03E6 1F DATC H 0H CLEAR INIT FOET (FIRST REV TIME)
 030T 03E6 61 THI H 0I FIND KEY FOR LEDED FOET
 030U 03E6 61 DATC H 0H RFMD DATA
 030V 03E7 54 THI H 0H STOP DOWN CAN DATA
 030W 03E8 20 00 LI H 0D DELAY FF AND FOR RESET TO NOT
 030X 03E9 1F INC8 H 0P SHOT FOR REMAINING
 030Y 03E9 44 FE BNG
 030Z 03E9 00 00 PI STFORC
 0310 0400 20 CLR H 0I
 0311 0401 61 INC H 0I READ DOWN CAN FM
 0312 0402 61 LR 5,A STORE DOWN CAN FM
 0313 0403 61 LI H 0F RETE THE DATA COUNTERS
 0314 0404 20 1F DUTC
 0315 0405 27 00 LI H 0U MIN/SEC DURATION TIMER WHICH
 0316 0406 20 00 LI H FC IS MODIFIED BY A COUNTER
 0317 0406 20 CLR 0,11 THAT IS PROGRAMMABLE BY THE
 0318 0406 44 INC H 0I CEL G-S THE CEL G-S ANGLE HAS
 0319 0406 24 21 LR H 0I 21 ADDED TO IT TO COMPLEMENT
 0320 0410 12 CL 1 IT'S ZERO MULT BY 2 BEFORE THE
 0321 0411 35 LF S,A TO SCALE RATE CHANNEL POSITION
 0322 0412 30 00 LI H FC THE FF MULT CHARGE DOUBLE
 0323 0413 33 DT S THE 9 DEGREE CONF
 0324 0414 94 FD BNG 0,11 DELAY 1000 MS AT 12 MIC SEC
 0325 0416 20 00 LT H 0P DELAY LOOP (MINIMALE GATES)

PROGRAM LISTING

0326 0418 80		DOUT	H 00	
0327 0419 20 E0	CL12	SI	H E0	DURATION OF TRACK UP SCAN GATE
0328 0418 1F		INC		
0329 041C 94 FC		PRS	CL12	
032A 041E 20 3F		LT	H 3F	TURN GATE ENABLE DFF
032B 0420 80		DOUT	H 00	
032C 0421 70		CLR		CLEAR INPUT DATA PORTT
032D 0422 81		OUT	H 01	
032E 0423 81		INT	H 01	READ UP SCAN DATA
032F 0424 56		LP	H 0	STORE UP SCAN DATA
0330 0425 30 FF		LI	H EE	DELAYS PE & CCD RESET SO TO NOT
0331 0427 1F	CL13	IN		CHOP FM
0332 0428 94 FE		BN2		
0333 042A 28 00 60		PI		STROBE
0334 042D 81		INT	H 01	STROBE FM THROUGH LATCH
0335 042E 52		LP		READ FM
0336 042F 28 00 54		PI		STORE UP SCAN FM
0337 0430 28 00 1D		PI		RESET
0338 0435 44		LP		RESET ALL DATA COUNTERS
0339 0436 25 1D		LR		FLTPM
0340 0438 92 1F		SI	H 1D	CHECK FM 2 COLOCATION
0341 0439 92 1F		PCN		CHECK THAT DATA INH T PULSE FOR
0342 0440 81 01 01		PI		FOR A RETURN TO SEARCH MODE
0343 0440 80 01 30		D1	H 0000	
0344 0440 49		LP	H 00	TRACK MORE FULL AVERAGING ROUTIN
0345 0441 17		LP	1	**ELECTROABLE R : ANGLE
0346 0442 66		RP		COMPENSATION FROM BY ZEL ANGLE
0347 0443 53		LP		1/4 DEG INC IGNORED SHIFTED OUT
0348 0444 80		AM		CONTENTS CONTAINED IN MEMORY
0349 0445 58		LP	H B 1A	1/4 CHOSEN IN ORDERING TO 9
034A 0446 20 00 FF		PI	CONT	ANGLE AND ADDED TO 10H ERROR
034B 0447 6B		LI	0 6	STOPPING FOR METER SERVICE
034C 0448 20 00 00		LI	H 03	FASTER HOLD IN CON
034D 0449 50		LP	1A	POINT TO OUTPUT DATA REG
034E 044P 80	FBMP	LI	0 5	SET DATA OUTPUT BIT HIGH
034F 044F 41		LP	H 01	POINT TO OUTPUT CONV REG
0350 044F 20		DI	H 00	SET 1/4 BIT HIGH *SEARCH MODE
0351 0451 81		LP	1H	
0352 0452 90 00		LP		CALIB
0353 0453 81 01		PI	0 5	POINT TO OUTPUT CONV REG
0354 0454 81 01		PI	H 01	SET 1/4 BIT LOW *SEARCH MODE
0355 0455 80		DI	H 00	
0356 0456 80		LP	0 5	
0357 0459 80 01 46	FBMP	PI	H 00	
0358				
0359				
0360				
0361				
0362				
0363				
0364				
0365				
0366				
0367				
0368				
0369				
0370				
0371				
0372				
0373				
0374				
0375				
0376				
0377				
0378				
0379				
0380				
0381				
0382				
0383				
0384				
0385				
0386				
0387				
0388				
0389				
0390				
0391				
0392				
0393				
0394				
0395				
0396				
0397				
0398				
0399				
0400				
0401				
0402				
0403				
0404				
0405				
0406				
0407				
0408				
0409				
0410				
0411				
0412				
0413				
0414				
0415				
0416				
0417				
0418				
0419				
0420				
0421				
0422				
0423				
0424				
0425				
0426				
0427				
0428				
0429				
0430				
0431				
0432				
0433				
0434				
0435				
0436				
0437				
0438				
0439				
0440				
0441				
0442				
0443				
0444				
0445				
0446				
0447				
0448				
0449				
0450				
0451				
0452				
0453				
0454				
0455				
0456				
0457				
0458				
0459				
0460				
0461				
0462				
0463				
0464				
0465				
0466				
0467				
0468				
0469				
0470				
0471				
0472				
0473				
0474				
0475				
0476				
0477				
0478				
0479				
0480				
0481				
0482				
0483				
0484				
0485				
0486				
0487				
0488				
0489				
0490				
0491				
0492				
0493				
0494				
0495				
0496				
0497				
0498				
0499				
0500				
0501				
0502				
0503				
0504				
0505				
0506				
0507				
0508				
0509				
0510				
0511				
0512				
0513				
0514				
0515				
0516				
0517				
0518				
0519				
0520				
0521				
0522				
0523				
0524				
0525				
0526				
0527				
0528				
0529				
0530				
0531				
0532				
0533				
0534				
0535				
0536				
0537				
0538				
0539				
0540				
0541				
0542				
0543				
0544				
0545				
0546				
0547				
0548				
0549				
0550				
0551				
0552				
0553				
0554				
0555				
0556				
0557				
0558				
0559				
0560				
0561				
0562				
0563				
0564				
0565				
0566				
0567				
0568				
0569				
0570				
0571				
0572				
0573				
0574				
0575				
0576				
0577				
0578				
0579				
0580				
0581				
0582				
0583				
0584				
0585				
0586				
0587				
0588				
0589				
0590				
0591				
0592				
0593				
0594				
0595				
0596				
0597				
0598				
0599				
0600				
0601				
0602				
0603				
0604				
0605				
0606				
0607				
0608				
0609				
0610				
0611				
0612				
0613				
0614				
0615				
0616				
0617				
0618				
0619				
0620				
0621				
0622				
0623				
0624				
0625				
0626				
0627				
0628				
0629				
0630				
0631				
0632				
0633				
0634				
0635				
0636				
0637				
0638				
0639				
0640				
0641				
0642				
0643				
0644				
0645				
0646				
0647				
0648				
0649				
0650				
0651				
0652				

FIGURE 56. PROCESSOR TOP VIEW






FIGURE 57. PROCESSOR BOTTOM VIEW



ORIGINAL PAGE IS
OF POOR QUALITY

FIGURE 58. BOARD ASSEMBLY, PROCESSOR



Integrated MLS Receiver

The following assemblies make up the MLS receiver:

1. RF Head
2. IF/Detectors
3. Synthesizer
4. Processor
5. Power Supply
6. Mechanical

The power supply and mechanical assemblies are described briefly within this portion, but are not to be considered critical. It is expected that any manufacturer contemplating the production of this equipment would want to utilize his existing designs of power supply and mechanical package. In fact, the package and power supply of the MLS receiver described herein are minor modifications of existing NARCO product line assemblies.

POWER SUPPLY

The power supply for the Low Cost MLS Receiver is not considered critical, since several very low cost circuits that will meet the requirements are available and have already been optimized for performance/cost. Accordingly, since this assembly is already low cost, it was not efficient to study techniques extensively to reduce the cost further. The highly similar NARCO DME-190 supply was used as the cost baseline.

A block diagram of the power supply subassembly is shown in Figure 59. The design is similar to that utilized in the DME-190 distance measuring equipment manufactured by NARCO and is fully capable of meeting the input power characteristics of RTCA document DO-160. The nominally 11 VDC to 33 VDC power from the aircraft is initially filtered for transient protection and then applied to a switching regulator composed of transistors Q1 and Q2 and integrated circuit U1. The output of this regulator is +7 VDC. This output is used by receiver logic (after local regulation) and is also routed to the DC to AC converter composed of Q3, Q4, and T1. The resulting AC outputs are rectified and filtered to supply \pm 15 VDC for use by the receiver analog circuits. The operating frequency of the DC to DC converter is chosen so as to not be fundamentally or harmonically related to the 15 kHz system data rate. The overall efficiency of the supply is 80% minimum.

The schematic diagram for the power supply is shown in Figure 60. The parts list is presented in the Appendix of this report.




FIGURE 59. POWER SUPPLY BLOCK DIAGRAM




FIGURE 60. POWER SUPPLY SCHEMATIC

NOTES:
UNLESS OTHERWISE SPECIFIED
ALL RESISTANCE VALUES ARE IN OHMS. ±5%. 1/4W.
ALL CAPACITANCE VALUES ARE IN MICROFARADS.

MECHANICAL SUBASSEMBLY

The packaging for the Low Cost MLS Receiver is highly similar to the NARCO DME 190. This unit has already been optimized for cost/performance. An extensive additional effort for further cost reduction was not considered necessary.

The panel mounted MLS receiver is packaged using the proven features of the productized NARCO DME-190. The remote RF head is packaged separately with an integral antenna.

The MLS prototype receiver panel mounted unit is constructed as a unit divided into four major mechanical subassemblies. The Frontispiece Trim Panel Assembly, the Mainframe, the Power Supply (integrated into Mainframe), and the Hinged Panel.

The trim panel assembly consists of a die-cast front panel incorporating all the features required to hold, operate, and display the dials, knobs, and indicators. In addition, the back face of the panel provides the mounting provision for the integrated PC board and wafer switches. Mounting provisions are made to mount the panel integrally to the receiver. Figures 61 and 62 show the panel mounted unit front and rear views.

The mainframe assembly is composed of the side panel stampings and rear extrusions to form the basic structural envelope of the receiver. Each structural member is designed to be multifunctional. The rear panel extrusion, as an example, contains the heat sink fins to provide convective cooling to the ambient air (ram air is not required). In addition, it provides a firm mounting plane to assemble the center section power supply.

The processor assembly is mounted on one hinged panel within the mainframe. Since this assembly is predominantly digital, with no RF circuitry whatsoever, no alignment is expected and no shielding is necessary. A photograph of the processor panel in the swing-out position is shown in Figure 63.

A second hinged panel is provided which contains the IF/Detector and Synthesizer assemblies. A photograph of the swing-out panel containing the IF/Detector and Synthesizer assemblies is shown in Figure 64.

The four major mechanical subassemblies, when assembled, form a rigid, unified structure, which when combined with the aircraft mounting frame, is capable of meeting all dynamic environmental test requirements.

Additional packaging design objectives will be ease of maintenance and accessibility. Subassemblies are designed for low cost assembly time while still allowing for in-process inspection and on-line repair.




FIGURE 61. FRONT VIEW, PANEL MOUNTED UNIT

ORIGINAL PAGE IS
OF POOR QUALITY




FIGURE 62. REAR VIEW PANEL MOUNTED UNIT





FIGURE 63. PROCESSOR PANEL, IF/DETECTORS AND SYNTHESIZER PANEL

Mechanical Mounting

The mechanically packaged candidate system consists of a box containing the electronic components and control elements, as shown in Figure 61. A tray is mounted in the airplane instrument panel in the standard manner, which conforms in size to the industry standards. The receiver box is constructed to slide into this tray and mate with connectors contained within the tray. A locking mechanism secures the box in the tray. The front of the box mounts a trim panel, an on/off switch, an ident volume control, and selector switch and indicator for selecting a particular glideslope angle. From the tray, DC power and control cable connection are provided to external loads such as the power source, and deviation indicator, and other outputs such as the autopilot. Two coaxial cables are provided to a hermetically sealed RF head which contains the functions of RF preselector, first mixer, first IF amplifier, and first LO multiplier. This RF head will be mounted directly on the airplane skin since it contains an integrated antenna.

In order to allow automatic component lead insertion techniques onto the printed wiring cards, the low cost MLS receiver panel mounted unit utilizes a chassis of 10 inches long and 160 cubic inches volume.

This length is desirable to maintain a consistent avionics equipment depth in the stack, since standard avionics panel mounted units are 10 inches deep or 160 cubic inches in volume. A shorter unit could be detrimental since the rear heat sink would not be properly exposed to the air space available.

An exploded view of the MLS Receiver is shown in Figure 64, followed by the mechanical parts list.

ELECTRICAL INTERCONNECTIONS

The various assemblies of the MLS receiver are interwired by cabling and harness, to produce the final panel mounted unit assembly. Figure 65 shows the interconnection schematic. Note that the digital and analog DPSK and video outputs of J2 are not required for general aviation equipment but were included on the prototype receivers for test purposes. A pictorial wiring diagram is shown in Figure 66.

Antenna Mounting

The RF Head must be mounted on a relatively free and clear surface, without obstruction in the forward direction. An ideal location is atop the cabin for a single engine plane, as shown in Figure 67. For twin engine planes, the ideal area is the top of the cabin nose.




FIGURE 64. MLS RECEIVER EXPLODED VIEW DRAWING

MECHANICAL PARTS LIST

FIG. & ITEM NO.	PART NUMBER	DESCRIPTION
-1	53239-0101	TRAY ASSEMBLY
-2	90701-0101	ANTENNA CABLE ASSEMBLY
-3	81307-0112	WASHER, FLAT
-4	81192-0024	RING, RETAINING
-5	41286-0002	CONNECTOR, Receptacle, 14 Pin
-6	41385-0001	CONNECTOR HOOD (14 Pin)
-7	41286-0004	CONNECTOR, Receptacle, 24 Pin
-8	41385-0002	CONNECTOR HOOD (24 Pin)
-9	53236-0001	BOTTOM BRACKET ASSEMBLY
-10	01340-0101	ASSEMBLY, IF Detector M.L.S. Receiver Board
-11	53230-0001	BLOCK BNC ADAPTER
-12	53241-0001	COVERS - Top & Bottom Receiver
-13	01341-0101	ASSEMBLY, Synthesizer M.L.S. Receiver Board
-14	53229-0001	BLOCK BNC ADAPTER
-15	53242-0002	COVERS - Top & Bottom Synthesizer
-16	82958-0002	SCREW, Mach, Pan Hd, Slotted No. 4
	82802-0003	WASHER, Lock, No. 4 (Used where noted)
	82900-0004	NUT, Hex, No. 4 (Used where noted)
-17	53237-0001	TOP FRAME BRACKET ASSEMBLY
-18	53248-0101	PROCESSOR P.C. BOARD
-19	01342-0101	TOP FRAME & PROCESSOR BOARD ASSEMBLY
-20	57726-0001	COVERS - Top & Bottom
-21	82819-0303	SCREW, Mach, Flat Hd, Slotted No. 4
-22	01289-0102	ASSEMBLY, Power Supply, M.L.S.
-23	82892-0003	SCREW, Mach, Pan Hd, Slotted, No. 4
	82802-0003	WASHER, Lock, No. 4

MECHANICAL PARTS LIST

FIG. & ITEM NO.	PART NUMBER	DESCRIPTION
-24	53226-0001	HEAT SINK REAR
-25	41286-0001	CONNECTOR PLUG, 14 Pin
-26	41286-0003	CONNECTOR PLUG, 24 Pin
-27	82826-0002	SCREW, Mach, Rd Hd, No. 3
	82807-0033	WASHER, Lock, No. 3
-28	53255-0001	SIDE PANEL (Left)
-29	53255-0002	SIDE PANEL (Right)
-30	01344-0101	ASSEMBLY, Trim Panel w/Switch Board
-31	53225-0001	TRIM PANEL
-32	01343-0101	ASSEMBLY, Switch Board
-33	82819-0304	SCREW, Mach, Flat Hd, Flat Black Slotted, No. 4
-34	53238-0001	BRACKET, Volume Control
-35	56250-0001	KNOB, Volume Control
-36	32070-0002	VARIABLE RESISTOR & SWITCH




FIGURE 65. INTERCONNECTION DIAGRAM, MLS RECEIVER




FIGURE 66. PICTORIAL WIRING DIAGRAM




FIGURE 67. LCMILS ANTENNA INSTALLATION

COMPATIBILITY WITH MLS GROUND SYSTEMS

The low cost MLS receiver was designed to receive and operate with ground signals meeting the format requirements of FAA-ER-700-08A dated 30 May 1975 and Amendment #1 dated 22 August 1975.

It was found, however, that this specification did not firmly establish all parameters of the signal and that minor but significant differences between ground systems and test sets did occur. Several flights with the early breadboard receiver established that incompatibilities did exist and that they were not correctable by equipment adjustments while in-the-air.

It was then decided by AEL and NASA that the approach would be to utilize a wide bandwidth high speed instrumentation recorder to record the DPSK and log video information, while airborne, and modify the processor to perform on the recorded data. A key to this debugging process was to utilize an AEL Computer-Recorder Interface (CRI) digitizer/mass buffer equipment to convert the wideband analog data into digital data and read it out at a rate compatible with minicomputer I/O interface rate. This process was highly successful, and allowed signal processing and display of the various real intercepted ground signals shown within this portion.

Compatibility of Air/Ground Systems

On April 25, May 3, and June 23, a series of flight tests were conducted by AEL at NAFEC utilizing the LCMLS receiver S/N 002, remote RF head S/N 003, and a SANGAMO SABRE III data recorder mounted in a Piper Cherokee Six aircraft owned by NARCO Scientific Ind., Inc.

The data recording set-up, as depicted in Figure 68, was used for all flight tests with the SABRE III recorder operating in its FM record mode, providing a DC to 250 KHz bandwidth, for both the Discriminator (DPSK) output and the Log Video (TO-FRO) output. The approach paths were, in all cases, straight in from a maximum of 5.5 nm except for the June 23rd run on runway 8. This 5.5 nm range restriction was to prevent approaches over the Atlantic Ocean.

Figure 69 is a plan view of the NAFEC facility for the April 25th and May 3rd flights with the principal MLS sites located as follows: 1) Bendix Basic Narrow (channel 99) on runway 31 and 2) Texas Instruments small community (channel 96 on runway 26. Figure 70 is a plan view of the June 25th situation with the MLS sites arrayed as follows: 1) Bendix Basic Wide (channel 130) on runway 31, 2) Bendix Small Community (channel 197) on runway 8 and 3) Texas Instruments small community on runway 26.

The following covers the significant details and data from each flight test.

Texas Instruments small community (TISC) MLS compatibility. - Figure 71 shows a portion of an azimuth function taken on the April 25th flight. The soft switching of the DPSK preamble is evident along with an unusually shaped "TO TEST" pulse. The "TO" pulse is very broad for a 3° beam.




FIGURE 68. PLAYBACK AND ANALYSIS INSTRUMENTATION




FIGURE 69. NAFEC MLS LAYOUT APRIL 25 AND MAY 3 1978





FIGURE 70. NAFEC MLS LAYOUT JUNE 23, 1978

TI SMALL COMMUNITY LOG AMP-LITUDE

Azimuth Function April 25, 1978

Note variable amplitude guidance pulses and unusual shape of "To Test" pulse. Very broad "To" pulse.



FOLDOUT FRAME




FIGURE 71. TI SMALL COMMUNITY
LOG AMPLITUDE

The upper portion of Figure 72 shows the Log Video response for Data words 1 and 2 and a portion of an auxiliary data word.. Note the soft switching and propeller modulation envelope. The lower portion of Figure 72 shows the Discriminator response to the soft switched DPSK to be irregular. Figure 73 is a complete elevation function approximately 1 mile from the threshold of runway 26. Notice the lobes of energy in the outsides of the proportional guidance pulses. These are suggestive of an up-down sweep rather than a down-up sweep.

The TI Small Community System was not operating for the May 3rd flight.

Figure 74 shows the Log Video output for the Data words and auxillary data words and an evaluation function on June 23rd. Notice that the DPSK is now hard switched. The side lobes on the elevation proportional guidance signals suggest a down-up system. The data recorded for Figure 74 was taken at 600 feet altitude at 0.5 nm from threshold of runway 26.

Figure 75 shows a more consistent discriminator response to the hardswitched DPSK. The data for Figure 75 was taken at 2.5 nm from runway 26.

During the flight of June 23rd against the TISC System, the LCMLS Receiver provided full azimuth and elevation proportional readouts over the complete 5.5 nm approach.

Bendix small community (BSC). - The Bendix Small Community System was available for the June 23rd flight and was installed on runway 8 at NAFEC. Figures 76 and 77 are Log Video outputs showing the azimuth function and the elevation and data word #1 respectively. It is interesting to note that the BSC System only transmits one data word. The lack of data word #2 causes the LCMLS receiver to flag its elevation outputs as it does not receive an MLS ground status update for elevation. For this flight test however, the program memory in the LCMLS Receiver Processor was modified to ignore the lack of this data.

Figure 78 shows the discriminator response to the BSC DPSK signals for data word #1 and the elevation preamble. This response is considered adequate.


The LCMLS receiver provided continuous azimuth and elevation proportional guidance over a 5 nm approach to landing against the Bendix Small Community System.

Bendix basic narrow (BBN). - The Bendix Basic Narrow System was operating in azimuth only on April 25th and since the graphed data for that run is similar to the May 3rd run, it is not included herein.

Figure 79 is a Log Video presentation of the elevation and azimuth functions at 5.25 nm and 2500 feet altitude. The variations in "Down-up" and "TO-FRO" pulses is most probably propeller modulation. Note that the elevation preamble is weaker than azimuth.

**TI SMALL COMMUNITY LOG
AMPLITUDE**


Data Word #1, #2, Aux Data




**TI SMALL COMMUNITY DISCRIM-
INATOR OUTPUT**

Data Word #1, #2, Aux Data


**Note absence and irregular-
ity of phase transition
detection**



FOLDOUT FRAME



5.00 6.00 7.00 8.00 9.00 10.00 11.00 12.00 13.00 14.00 15.00 16.00 17.00 18.00 19.00 20
472.00 US PER DIV




13.00 14.00 15.00 16.00 17.00 18.00 19.00 20.0 21.00 22.00 23.00 24.00 25.00 26.00 27.00 28.00
472.00 US PER DIVISION

FIGURE 72. TI SMALL COMMUNITY
DISCRIMINATOR OUTPUT

10 16.00 17.00 18.00 19.00 20.00 21.00 22.00 23.00 24.00 25.00 26.00 27.00 28.00


CRI SAMPLE RATE: █ S PER SAMPLE *10³

FOLDOUT FRAME



BOADCUT FRAME 2

FIGURE 73. TI SMALL COMMUNITY LOG AMPLITUDE ELEVATION FUNCTION, 1.0 NM FROM RWY 26, 4-25-78



VOLCOUT TRACE







FIGURE 74. TI SMALL COMMUNITY LOG
AMPLITUDE AUX DATA WORDS AND ELEVATION
FUNCTION, 0.5 NM FROM RWY 26,
6-23-78



ON .


FOLDOUT FRAME



**FIGURE 75. TI SMALL COMMUNITY RECOVERED
DPSK DATA AND AUX DATA WORDS,
2.5 NM FROM RNWY 26, 6-23-78**


133

FOLDOUT FRAME 2




FOLDOUT FRAME

FIGURE 76. BENDIX S
AMPLITUDE AZ
1 NM FROM R




**FIGURE 76. BENDIX SMALL COMMUNITY LOG
AMPLITUDE AZIMUTH FUNCTION,
1 NM FROM RWY 8, 6-23-78**




FOLLOWUP FRAME

FIGURE 7
AMPLIT
FUNC



POLEOUT FRAME 2

**FIGURE 77. BENDIX SMALL COMMUNITY LOG
AMPLITUDE ELEVATION AND DATA WORD
FUNCTIONS, 0.1 NM FROM RWY 8,
6-23-78**




**FIGURE 78. BENDIX SMALL COMMUNITY RECOVERED DPSK DATA
WORD #1 AND ELEVATION PREAMBLE,
2 NM FROM RWY 8, 6-23-78**

BENDIX BASIC NARROW LOG AMP-LITUDE

Data at 5.25 nm. & 2500 ft. alt.

Note difference in elevation
signal strength (left) vs
Azimuth (middle)



FOLDOUT FRAME




FIGURE 79. BENDIX BASIC NARROW LOG AMPLITUDE

Figure 80 depicts the elevation function and an auxiliary data word at 3 nm on runway 31. Note the propeller modulation envelope on the auxiliary data word.

Although the LCMLS receiver did not respond in an adequate fashion to these signals on May 3rd the tapes facilitated the troubleshooting and the appropriate modifications were made to the LCMLS receiver such that it would reliably "fly the tape" for the full 5 nm.

On May 3rd a low approach was made on runway 13 which is opposite the operating direction of the MLS System on runway 31. In this case the LCMLS receiver was "Looking over the tail" at the azimuth antenna. Proportional guidance was received as the aircraft proceeded along runway 13. Between position 1 and position 2 (see Figure 70) the azimuth signal received decayed into the noise. This is shown in Figure 81 in three successive graphs. At position 3 (Figure 70), in a climbing left turn, the azimuth signal had recovered to give proportional guidance and elevation proportional guidance was also displayed. This is shown in Figure 82.



The Bendix Basic Narrow provided a hard switched DPSK format and the LCMLS receiver discriminator output was proper as shown in a previous graph, (Figure 78).

Bendix (BBW). - For the flight test of June 23rd, the Bendix MLS system was installed on runway 31. Although the system was reported to be operational, the elevation function was useless due to a low level signal in space and data words were not evident. The Azimuth Function was also low in power but provided coverage to 3 nm. Figure 83 is a Log Video plot of the Basic Wide System at 5 nm. The proportional guidance beams for elevation and azimuth are sufficient but the preambles, especially elevation, are too low level. Figure 84 is the plot at 1 nm from runway 31. The elevation preamble is still useless. Figure 85 is a graph of the discriminator response to the DPSK signal at 1 nm. Notice that the elevation preamble is noisy and garbled. The LCMLS receiver provided proportional guidance in azimuth at 3 nm and elevation at 0.5 nm.

Hazeltine small community (HSC). - On July 31st, 1978 the LCMLS receiver was operated against the Hazeltine Small Community system installed at Hazeltine Corp's Smithtown Range. The distance between transmitter and receiver was 1000 feet. Because of modifications being added to the Azimuth Assembly it was not possible to operate "Az" and "EL" sites simultaneously.

Figure 86 is the log video response to the elevation signal at approximately a 5° glide slope. Because of the closeness of the transmitter, the transmit pedestal is much in evidence. Note also that the Preamble Phase Transitions are barely visible indicating slightly softer switching than "the hard switched" Bendix MLS transmitters.

Figure 87 is the Elevation DPSK Preamble as outputted from the discriminator. Note that adjacent phase transitions are unequal. This likely is caused by unbalance in the phase modulator.




FOLDOUT FRAME

Bendix Basic Narrow Log Amplitude

Elevation Preamble/Down/Up


496 μ sec/division



26.00 27.00 28.00 29.00 30.00 31.00 32.00 33.00 34.00 35.0

asic Narrow Log Amplitude

d
/division



7.00 8.00 9.00 10.00 11.00 12.00 13.00 14.00 15.00 16.00 17

CR


sic Narrow Log Amplitude

Preamble/Down/Up
division

FIGURE 80. BENDIX BASIC NARROW LOG AMPLITUDE DATA WORD

BENDIX BASIC NARROW LOG AMPLITUDE

Successive data taken @ 10' altitude along center line of RW 13. Note how signal deteriorates until crossing RW 26 where signal is gone entirely



FOLDOUT FRAME





FIGURE 81. BENDIX BASIC NARROW
LOG AMPLITUDE

140


FOLDOUT FRAME 2

BENDIX BASIC NARROW LOG AMPLITUDE

Taken @ 100' altitude in climbing left turn off of RW 13 just past intersection of RW 26 in front of elevation transmitter - large signal amplitude difference between EL & AZ had no detrimental effect on receiver performance




FOLDOCUT FRAME




FOLDOUT FRAME 2

FIGURE 82. BENDIX BASIC NARROW LOG AMPLITUDE



ELEVATION



PER DIVISION

AZIMUTH

FOLDOUT FRAME






FIGURE 83. BENDIX BASIC WIDE LOG
AMPLITUDE PLOT, 5 NM FROM RNWY 31,
6-23-78

142

FOLDOUT FRAME 2



FOLDOUT FRAME





FIGURE 84. BENDIX BASIC WIDE LOG
AMPLITUDE PLOT, 1 NM FROM RNWY 31,
6-23-78


143

FOLDOUT FRAME 2



ELEVATION PREAMBLE

ELEVATION



AZIMUTH PREAMBLE

AZIMUTH

FLARE

FOLDOUT FRAME

ORIGINAL PAGE IS
OF POOR QUALITY





FIGURE 85. BENDIX BASIC WIDE DPSK PLOT,
1 NM FROM RNWY 31, 6-23-78

144

ROLLOUT ARMED 2



ALL COT BRAKE

ORIGINAL PAGE IS
OF POOR QUALITY





FIGURE 86. HAZELTINE SMALL COMMUNITY
LOG AMPLITUDE PLOT, ELEVATION FUNCTION



TEST - 11 KRAYE

ORIGINAL PAGE IS
OF POOR QUALITY




FIGURE 87. HAZELTINE SMALL COMMUNITY
RECOVERED DPSK ELEVATION PREAMBLE



Figure 88 is a low resolution view of a random 73 msec period showing the repeated Elevation format.

Figure 89 is the Azimuth format. The semi-hard switch DPSK is evident in the preamble. The Azimuth preamble shown in Figure 90 also shows the alternating amplitude detected phase transitions.

The LCMLS receiver did properly respond to the Elevation format and provide proportional guidance, however a large random meter movement was also present. The receiver did not properly respond to the Azimuth Signal. The signals are being further analyzed for clues to these behavior anomalies.


Summary of air/ground compatibility. - The LCMLS Receiver is compatible with all ground stations tested with the following provisions: 1) all ground systems must utilize a hardswitched DPSK and 2) all ground systems must provide data words #1 and #2 for MLS ground system status.

A potential compatibility problem presently exists for elevation sites which provide negative angle coverage of 1° or larger. For these sites, the elevation transmit time squeezes in very close to mid scan to a time region where the LCMLS receiver does not expect a carrier to be present. The result is a double set of "down" pulses and subsequent rejection of the data by the receiver. The solution can be implemented by significant modification of program firmware.




ON

FOLDOUT ERASE



FOLDOUT FRAME 2

FIGURE 88. HAZELTINE SMALL COMMUNITY
LOG AMPLITUDE ELEVATION FORMATS



**ORIGINAL PAGE IS
OF POOR QUALITY**





FIGURE 89. HAZELTINE SMALL COMMUNITY
LOG AMPLITUDE AZIMUTH FUNCTION



FOLDOUT FRAME

ORIGINAL PAGE IS
OF POOR QUALITY




FIGURE 90. HAZELTINE SMALL COMMUNITY
RECOVERED DPSK AZIMUTH PREAMBLE

PRODUCTION COST ANALYSIS

This section describes the production cost analysis of the developed MLS Receiver, in production lots of 2000. This cost analysis is intended for use as reference material only, and therefore it is necessary that any potential manufacturer contemplating entering this market be sure to substitute his particular methods and procedures for those presented herein.

Summary of Costs

Based on the configuration of operating prototype receivers (PRX's), the manufacturer's suggested sell price of the MLS receiver, with installation and warantees, is \$1,486.54, or more likely rounded off to \$1,485.00. This "bottom line price", is dependent upon several variables and is based on certain assumptions.

The variables are costs of material, parts, labor tooling, automation and quantity of production. The NASA Statement of Work dictated referencing all costs to a 1976 baseline; however, this became of dubious value due to the fact that labor costs have significantly increased while component costs have been mixed. For example, microprocessor and memory component costs have decreased, while certain microwave components have drastically increased. Accordingly, the \$1,486 figure reflects 1978 material costs and 1976 labor rates.

The assumptions made in this cost analysis are of prime concern, because factory methods and conditions do vary significantly between manufacturers. The following section describes the assumptions made by AEL and NARCO.

Cost Analysis Assumptions

The cost calculations are based on the following assumptions:

1. The RF Head, being a sophisticated microwave assembly, would likely be purchased as a material item from a microwave oriented manufacturer, such as AEL, although several others exist. This microwave manufacturer would invest in tooling of the radome and stripline assemblies. The loadings for this microwave manufacturer would typically be 120% overhead and 70% G&A/profit. Therefore, if the MLS receiver manufacturer had the in-house capability of microwave assembly manufacturing, the RF head could be produced at a cost such as to effect a \$32.40 material cost savings, and theoretically produce a receiver capable of selling below \$1,375. It must be cautioned, however, that if this in-house microwave capability does not exist, there is likely significant risk associated with the development of this capability.
2. The factory assembly, inspection and test labor costs are \$4.47, \$4.91 and \$5.74 per hour, respectively.

3. The factory manufacturing overhead is 200%. Items such as software support for automated test and lead insertion programs, engineering, etc. are included in this overhead. Sufficient detail of all printed wiring assemblies is included herein to allow a crosscheck of labor estimates.
4. The manufacturing assembly, inspection and test labor is estimated on a per-component basis of 0.015, 0.086 x 0.015 and 0.004 hours per component respectively. In addition, there is a 30 minute final test and set-up minimum. These factors are based on averages over several similar NARCO products, and include interassembly cabling, etc.
5. The mark-up factor, or gross margin, is 45%, calculated as follows:

$$GM = 1 - \frac{\text{DIRECT COST}}{\text{FACTORY NET}}$$

In other words, a 45% gross margin means that the ratio of factory net to direct cost is 1.818; therefore the avionics equipment manufacturer sells the receiver to a distributor for 1.818 times his direct cost, which covers all indirect costs such as marketing, advertising, return on investment, and also profit. A typical gross margin is 45%, with 40% expected in the early stage, 50% when the market appears to be prime, and eventually 40% as a mature market cut-off point.

6. The manufacturer's suggested list price, for an installed equipment, is exactly two times the factory net. This x2 multiplier is likely the most variable. The dealer/installer purchases the MLS receiver for \$743.00; he "asks" \$1,485.00 from the GA buyer. In the case of the AEL/NARCO developed MLS receiver, the typical installation costs are minimal, due to the use of flexible RG-58 cables, panel mounted receiver and top mounted RF head. It is expected that this MLS receiver unit will actually sell for as low as \$1,250.00 each, with a typical sale being \$1,400.00. The difference will primarily depend upon the particular aircraft installation, complexity of existing avionics, etc.

RF Head Cost Breakdown

The production cost estimate of the RF Head as manufactured by a microwave component corporation and sold to the avionics manufacturer is as follows:

Item	Subassembly Breakdown	Average Hourly Labor Rate	Man/Min	Labor Cost	Material Cost
1	Multiplier/Amplifier Assy.	4.10	30	2.05	10.46
2	Stripline Circuit Assy.	5.13	13.6	1.17	14.38
3	Metal Housing Fabrication	5.55	2.5	.23	.60
4	Radome Fabrication	4.46	0.5	.04	.20
5	RF Head Assembly	4.10	18.5	1.26	2.25
6	RF Head Test	5.13	30.0	2.57	-
7	Production Engineering	9.01	6.0	.90	-
			101.1	\$ 8.22	\$ 27.09
	Total Labor Cost			8.22	
	Loaded Labor Cost			18.08 (120%)	
	Total Material Cost			<u>27.09</u>	
	Loaded Labor & Matl.			45.17	
	G&A & Profit			<u>32.40</u>	
	RF Head Producer Sell Price			\$77.57	

Receiver Cost Breakdown

The receiver cost breakdown, on a subassembly basis, is shown in Table 4. The cost loadings up through customer sell price is shown in Table 4.

TABLE 4. MLS REC. ASSEMBLY COST BREAKDOWN

Subassembly	No. of Parts	Component Price Quantity 2,000 (No. PC Boards)	(# Comp. x .015 Hrs/Comp Labor Hours Ass'y	Assembly Labor Cost
RF Head	1	77.57	0	
IF/Detectors	77	14.68	1.155	\$ 5.16
Synthesizer	244	36.36	3.66	\$16.36
Pre-Processor/ Processor	157	46.78	2.37	\$10.59
Power Supply	48	17.12	.72	\$ 3.22
Front Ass'y	17	5.62	.255	\$ 1.14
Mechanical (incl. PC Bds)	---	44.86	---	
Installation	---		---	
Kit & Mtg Tray	---	(10.82)		
TOTALS	544	242.99	8.16 Hrs.	\$36.47

TABLE 5. RECEIVER USER COST CALCULATIONS

Assy. Labor = \$4.47/Hr x .015 hrs/Comp x 544 Comp =	\$36.47
Insp. Labor = \$4.91/Hr x 8.6% Assy. Hrs (8.16) =	3.45
Test Labor = \$5.74/Hr x (0.5 Hrs +0.004 Hrs/Comp x 544 Comp) =	<u>15.36</u>
Total Labor	\$55.28
Overhead @ 200%	<u>110.56</u>
Loaded Labor	\$165.84
Elect. Material	198.14
Mech. Material	<u>44.86</u>
Total Material	\$243.00
Total Direct Cost (LL&M)	408.84
Factory Net (45% GM)	743.27
Mfg Sugg List Price	\$1486.54

Cost Comparison And Analysis

The estimated production cost appears to have progressively increased during the three tasks of the program. The following breakdown helps to examine the causes of the increases:

Item	Original Proposal	Task I Estimate	Task II Estimate	Task III Estimate
Number of Parts	413	311	429	544
Electrical Material Cost	\$ 158.26	\$ 190.18	\$ 174.34	\$ 198.14
Mechanical Material Cost	\$ 51.91	\$ 38.38	\$ 38.38	\$ 44.86
Direct Labor Cost	\$ 51.91	\$ 40.13	\$ 53.37	\$ 55.28
Total LL&M	\$ 355.48	\$ 348.95	\$ 372.83	\$ 408.84
Customer Sell Price	\$1235.00	\$1269.00	\$1356.00	\$1486.54

Tooling costs, RF head. - Tooling costs for the various operations associated with volume production of the RF head are itemized below:

1. Punch & Drill of Printed Circuits	\$ 4,900
2. Photo etching Tooling	700
3. Contour Punching and Stripping	4,100
4. Tooling for Plated Thru Holes	600
5. Random	4,500
6. Bottom Enclosure	200
7. Assembly aids	1,650
This tooling represents loaded labor and materials	\$17,650

Again, this tooling cost estimate is a function of the technology and methodology base of the microwave component manufacturer involved.

Tooling cost, panel mounted unit. - The following list shows estimated tooling costs for the panel mounted unit:

Description	Tooling
Top & Bottom Covers	200.
Side Panels	000.
Heat Sink, Rear, Extrusion	725.
Trim Panel, Die Cast	6,600.
Base Plate	55.
Dial, Frequency	3,500.
Cam for Micro Switch	2,000.
Dial, Glide Slope Switch	2,100.
Dial, 0-1	2,000.
Knob, Freq. Select	
Knob, Bar, FM Chan., Glide Slope	3,000.
Lens, Channel Select	1,000.

(continued on following page)

<u>Description</u>	<u>Tooling</u>
Lens, Warning	1,000.
Light Shield, Channel Select	1,500.
Switch Board, 3 Switches	800.
	Total \$ 25,380.

Tooling cost would be a necessary investment for any avionics equipment manufacturer entering the MLS receiver market. This cost will vary significantly from manufacturer to manufacturer, dependent upon packaging and use of hardware existing on standard product lines.

Conclusions Of Cost Analysis

The cost analysis increased by about 20 percent during the program, due to the updates in the design as the equipment entered breadboard, brassboard, prototype stages and onto bench testing and actual interface to the ground MLS transmitters. The major portion of this growth is due to labor rate increases from 1976 to 1978.

Nevertheless, the design described within this report represents the simplest, most straightforward technology known by AEL and NARCO. As technology upgrades, likely the synthesizer circuitry may become simplified; it is not forecasted that the other areas of the MLS receiver will become simpler within the near future of 5 to 10 years.

What may become feasible, however, is to be able to add functions and features without significantly increasing the unit cost. This improvement would be a direct result of technological advances in microprocessors, D to A converters, memory circuits, etc., within the above mentioned time frame.

PRE FLIGHT TEST UNIT

For the purposes of both bench and flight line testing, a Preflight Test Unit (PTU) was constructed by AEL using several components common to the prototype receiver. As a result, a 200 channel synthesized PTM was readily achievable. The capabilities that the PTU was designed to meet are listed below in Table 6.

TABLE 6. PREFLIGHT TEST UNIT CAPABILITIES

Function	Description
1. RF Output	200 channels, switch selectable, C-Band -45 dBm to -105 dBm continuously variable. Power set adjustment \pm 6 dB. Frequency stability \pm 50 kHz. Fixed frequency outputs at 10.8 MHz and 160.8 MHz.
2. Az Function Modulation	Fixed DPSK Barker Code, Function I. D., Facility I. D.
3. El Function Modulation	Selectable Guidance Pulses Selectable SLS Pulses (right, left, rear) and Variable Amplitude +2 and -8 dB relative to "TO-FRO" Pulse Amplitude Variable "TO-FRO" Pulse Spacing Corresponding to 39.9°. 15 Selectable "TO-FRO" Pulse Widths From 20 μ sec to 300 μ sec in 20 μ sec steps Fixed "TO-FRO" Test Pulse Fixed DPSK Barker Code and Function I. D. Switch Selectable Minimum Selectable Glidescope From 2.0° to 16.0° (32 Selec.) Selectable SLS Pulse With Variable Amplitude +2 and -8 dB Relative to "TO-FRO" Pulse Variable "TO-FRO" Pulse Spacing Corresponding to -2° to +29.9°. 15 Selectable "TO-FRO" Pulse Widths From 20 μ sec to 300 μ sec in 20 μ sec steps.

TABLE 5. PREFLIGHT TEST UNIT CAPABILITIES - CONTINUED

Function	Description
4. MLS Ground Status	Variable Azimuth and Elevation Ground System Status Provided Via Basic Data Words #1 and #2
5. Angle Displays	Separate 4 Digit Azimuth and Elevation Displays, Resolution to 0.1° , Accuracy Typically $\pm 0.05^\circ$.
6. Propeller Modulation	Continuously Variable Amplitude Over 0 to 12 dB Modulation Depth and Continuously Variable Frequency Over 30 to 200 Hz.
7. Auxiliary Outputs	DPSK Data DPSK Data Clock Guidance, SLS, TO-FRO Pulses Scope Trigger(s) Prop. Mod. Output @ Fixed Level
8. Input Power	120 VAC 40-400 Hz 1φ or 14/28 VDC
9. Service Conditions	-15°C to +55°C - 95% Humidity - No condensation

Detailed Description of PTU

The frequency selection provides a fixed level output of any one of 200 synthesized channels with amplitude variable from -45 dBm to 105 dBm. In addition, a power set adjustment of ± 6 dB is provided as a calibration aid. Two fixed frequency outputs of 10.8 MHz and 160.8 MHz are made available as test aids.

The azimuth function "TO-FRO" pulse width is any one of 15 selectable pulse widths from 20 μ sec to 300 μ sec in 20 μ sec intervals. Increasing the pulse width range beyond the previous 25 and 250 μ sec allows a go/no-go test of the PRX pulse width discriminator.

The minimum selectable glideslope is selectable from 2.0° to 16.0° in 32 increments as defined in the modifications to ER-700-08A, and discussed at NASA Ames on 3/29/77.

The elevation angle "TO-FRO" pulse spacing coverage is selectable from -2° to $+29.9^\circ$ as defined in the modifications to ER-700-08A.

As a test aid, the propeller modulation signal is provided at a fixed level for test oscilloscope synchronization.

PTU Block Diagram Description

The block diagram of the PTU is shown in Figure 91. The RF chain begins with a 10.8 MHz source which is a phase locked loop referenced to the synthesizer 4.8 MHz crystal oscillator. The combined stability of the 10.8 MHz source and the synthesizer insure a "C" band output within ± 50 kHz of the desired frequency. A variable attenuator with 60 dB of range is incorporated at the 10.8 MHz IF to eliminate the large size, cost, and tedium of a 5 GHz unit. The DPSK modulator is a passive double balanced mixer and the amplitude modulator is a linear, active element.

A 150 MHz source in the synthesizer is used to up-convert the 10.8 MHz in a passive mixer to 160.8 MHz where the composite signal is filtered in a bandpass filter identical to that used in the PRX 1st IF. The 160.8 MHz IF is then up-converted to the desired 5 GHz MLS operating frequency by using the Low Cost MLS receiver microwave front end stripline assembly operating in reverse.

The 200 channel synthesizer is identical to that of the prototype MLS Receiver.

Three RF outputs are provided as test aids for the LCMLS receiver. Each output is a variable amplitude composite signal which can drive the PRX at the 2nd IF of 10.8 MHz, the first IF at 160.8 MHz, or the "C" band operating frequencies of 5031 to 5090 MHz.


PTU Modulation

The sequence generator provides proper timing and enabling signals to the DPSK data registers and the "TO-FRO pulse" generators such that the master and sub-sequence formats are generated. The master sequence is identical to the ER-700-08A specification. Basic Data Word #2 has been placed between the first sub-sequence #2 and the second sub-sequence #1. This placement is arbitrary; however, it meets the ER-700-08A guideline for placement within a jitter period.

The DPSK Data Register are labeled AZ DPSK, EL DPSK, Data Word 1 and Data Word 2. In simplified form they are parallel in-serial out devices accepting hardwired inputs such as the Barker Code, function I. D., etc., and front panel inputs such as EL Status, AZ Status, Min. Glideslope, etc. As the data is strobed out of the registers, it is encoded with a 15 kHz clock to form the proper ER-700-08A DPSK format. In addition to data formatting, these registers also output a reference time to enable the "TO-FRO" pulse generators.

The "TO-FRO" pulse generators for AZ and EL are identical in form with the AZ generator providing several additional pulses such as L-R guidance, left-right-back SLS pulses and "TO-FRO" test pulses. In addition to generating the precise timing for the "TO-FRO" pulses, circuitry is included for setting the precise width

FIGURE 91. PREFLIGHT TEST SET BLOCK DIAGRAM



of the "TO-FRO" pulses and cross coupling pulse width information with timing such that perfect centroid symmetry about mid-scan is maintained for all conditions of pulse width and selected angle.

PTU Packaging

The PTU is packaged in a single box shown in Figure 92.




FIGURE 92. PREFLIGHT TEST UNIT FRONT PANEL

RECOMMENDED IMPROVEMENTS TO THE MLS RECEIVER

As a result of testing of the two prototype MLS receivers, it has become apparent that certain shortcomings of the equipment exist, which are hereby recommended as future improvements.

RF Head Improvements

The single stage transistor IF amplifier within the RF head does not perform adequately over temperature. This stage must provide about 15 dB of gain at 160.8 MHz; however, due to the varying mixer diode impedance at the amplifier source and the potentially varying load due to the length of coax between the RF head and the panel mounted unit, this amount of gain is overly optimistic and cannot be achieved in a stable manner over temperature extremes, resulting in degradation of receiver sensitivity.

It is recommended that the RF Head design be modified to utilize either an improved single or a two stage amplifier with impedance buffering at the output.

Panel Mounted Unit Improvements

A shortcoming of the receiver within the panel mounted unit is that the sensitivity is not optimized and is not constant over temperature. This is caused by gain and limiting level variations within the CA3089 IC. Again, as in the RF head, the gain ahead of the CA3089 is marginal over temperature. The improvement discussed above for the RF Head will tend to improve this situation; however, more gain ahead of the CA3089 is also necessary within the panel mounted unit itself.

The CA3089 performs both the DPSK detection and the log IF detection, within a common predetection bandwidth of about 225 kHz. More DPSK sensitivity could be achieved by use of a phase lock loop detector with a 30 kHz effective tracking bandwidth. This change alone could effect as much as an 8 dB increase in DPSK sensitivity. A simple PLL circuit is now allowable since hard switching of the ground transmitter appears practical. Several low cost PLL's are available.

Receiver added features. - It is desirable to add the features of 1) selectable azimuth, 2) wide angle coverage, 3) higher azimuth updates, and 4) data interface per ARINC 582 format.

The selectable azimuth function would permit the pilot to select approaches to perhaps $\pm 40^\circ$ in 5° increments.

The wide angle coverage would allow pilot selection of displayed azimuth angle range to $\pm 60^\circ$ max.

The high azimuth update function would provide the capability of up to 40 updates per second.

ANTENNA PLACEMENT STUDIES

It is recommended that the optimum RF Head antenna placements be determined for several generic aircraft types. This antenna pattern data would prove necessary in order to firmly establish installation procedures and costs.

AUTOMATIC ANTENNA SWITCHING

The present low cost MLS concept utilizes a single forward looking RF Head/Antenna. On certain aircraft, it may be necessary to utilize two RF Heads in order to obtain the desired coverage. In this event, an automatic antenna switchover technique must be used. The simplest technique is to alternate the heads at a fixed rate and require the processor to pick the signal with the largest amplitude. Other more sophisticated techniques, which do not half the information received, are also achievable.

C-3